
User’s Manual U11919EJ4V0UD
10
CONTENTS
CHAPTER 1 GENERAL...........................................................................................................................20
1.1
Features ......................................................................................................................................20
1.2
Applications................................................................................................................................20
1.3
Ordering Information .................................................................................................................21
1.4
Pin Configuration (Top View)....................................................................................................22
1.5
78K/0S Series Lineup.................................................................................................................23
1.6
Block Diagram ............................................................................................................................26
1.7
Overview of Functions...............................................................................................................27
CHAPTER 2 PIN FUNCTIONS ...............................................................................................................28
2.1
List of Pin Functions..................................................................................................................28
2.2
Description of Pin Functions ....................................................................................................30
2.2.1
P00 to P07 (Port 0)...................................................................................................................... 30
2.2.2
P10 to P17 (Port 1)...................................................................................................................... 30
2.2.3
P20 to P22 (Port 2)...................................................................................................................... 30
2.2.4
P30 to P32 (Port 3)...................................................................................................................... 31
2.2.5
P40 to P47 (Port 4)...................................................................................................................... 31
2.2.6
P50 to P53 (Port 5)...................................................................................................................... 32
2.2.7
RESET ........................................................................................................................................ 32
2.2.8
X1, X2.......................................................................................................................................... 32
2.2.9
NC ............................................................................................................................................... 32
2.2.10
VDD .............................................................................................................................................. 32
2.2.11
VSS............................................................................................................................................... 32
2.2.12
VPP (
PD78F9026A only) ............................................................................................................33
2.2.13
IC (mask ROM version only) ....................................................................................................... 33
2.3
Pin I/O Circuits and Recommended Connection of Unused Pins .........................................34
CHAPTER 3 CPU ARCHITECTURE ......................................................................................................36
3.1
Memory Space ............................................................................................................................36
3.1.1
Internal program memory space ................................................................................................. 41
3.1.2
Internal data memory (internal high-speed RAM) space ............................................................. 42
3.1.3
Special function register (SFR) area ........................................................................................... 42
3.1.4
Data memory addressing ............................................................................................................ 43
3.2
Processor Registers ..................................................................................................................48
3.2.1
Control registers .......................................................................................................................... 48
3.2.2
General-purpose registers........................................................................................................... 51
3.2.3
Special function registers (SFR).................................................................................................. 52
3.3
Instruction Address Addressing ..............................................................................................55
3.3.1
Relative addressing..................................................................................................................... 55
3.3.2
Immediate addressing ................................................................................................................. 56
3.3.3
Table indirect addressing ............................................................................................................ 57
3.3.4
Register addressing .................................................................................................................... 57