
Preliminary User’s Manual U16228EJ1V0UD
22
LIST OF FIGURES (7/9)
Figure No.
Title
Page
15-8
Timing of Clock/Data Phase ......................................................................................................................... 352
15-9
Output Operation of First Bit......................................................................................................................... 353
15-10 Output Value of SO1n Pin (Last Bit) ............................................................................................................. 354
16-1
Block Diagram of Multiplier/Divider............................................................................................................... 356
16-2
Format of Remainder Data Register 0 (SDR0)............................................................................................. 357
16-3
Format of Multiplication/Division Data Register A0 (MDA0H, MDA0L) ......................................................... 358
16-4
Format of Multiplication/Division Data Register B0 (MDB0) ......................................................................... 358
16-5
Format of Multiplier/Divider Control Register 0 (DMUC0)............................................................................. 359
16-6
Timing Chart of Multiplication Operation (00DAH
× 0093H) ......................................................................... 361
16-7
Timing Chart When Multiplication Is Executed Successively (00DAH
× 0093H → FFFFH × FFFFH) .......... 363
16-8
Example of Multiplication Operation by Multiplier/Divider (4 Bits
× 4 Bits (0111B × 0101B))........................ 364
16-9
Timing Chart of Division Operation (DCBA2586H
÷ 0018H) ........................................................................ 366
16-10 Timing Chart When Division Is Executed Successively (DCBA2586
÷ 0018H → FFFFFFFFH ÷ FFFFH) ... 368
16-11 Example of Division Operation by Multiplier/Divider (4 Bits
÷ 2 Bits (1001B ÷ 10B)).................................... 369
17-1
Basic Configuration of Interrupt Function ..................................................................................................... 373
17-2
Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H) .......................................................... 376
17-3
Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H) ...................................................... 377
17-4
Format of Priority Specification Flag Registers (PR0L, PR0H, PR1L, PR1H) .............................................. 378
17-5
Format of External Interrupt Rising Edge Enable Register (EGP)
and External Interrupt Falling Edge Enable Register (EGN)......................................................................... 379
17-6
Format of Program Status Word................................................................................................................... 380
17-7
Interrupt Request Acknowledgement Processing Algorithm......................................................................... 382
17-8
Interrupt Request Acknowledgement Timing (Minimum Time) ..................................................................... 383
17-9
Interrupt Request Acknowledgement Timing (Maximum Time) .................................................................... 383
17-10 Examples of Multiple Interrupt Servicing ...................................................................................................... 385
17-11 Interrupt Request Hold ................................................................................................................................. 387
18-1
Block Diagram of Key Interrupt..................................................................................................................... 388
18-2
Format of Key Return Mode Register (KRM)................................................................................................ 389
19-1
Operation Timing When STOP Mode Is Released ....................................................................................... 391
19-2
Format of Oscillation Stabilization Time Counter Status Register (OSTC) ................................................... 392
19-3
Format of Oscillation Stabilization Time Select Register (OSTS) ................................................................. 393
19-4
HALT Mode Release by Interrupt Request Generation ................................................................................ 396
19-5
HALT Mode Release by RESET Input ......................................................................................................... 397
19-6
STOP Mode Release by Interrupt Request Generation ............................................................................... 399