參數(shù)資料
型號： UPD72042BGT
廠商： NEC Corp.
英文描述： LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述： LSI器件間設備BusTM（IEBusTM）協(xié)議控制
文件頁數(shù)： 6/92頁
文件大?。?/td> 541K
代理商： UPD72042BGT
μ
PD72042A, 72042B
6
DATA SHEET S13990EJ2V0DS00
1. PIN FUNCTIONS
1.1 PIN FUNCTIONS
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
Pin
Note
SCK
SI (SIO)
SO (NC)
IRQ
C/D
XI
XO
GND
BUS–
BUS+
AV
DD
SEL
CS
I/O
Note
Input
Input (I/O)
Output
(none)
Output
Input
–
–
I/O
–
Input
Input
Function
Serial clock input pin for CPU interface
Serial data pin for CPU interface. (This pin
functions as an input pin when 3-wire serial
I/O mode is selected, or as an I/O pin when
2-wire serial I/O mode is selected.)
Serial data output pin for CPU interface. (The
pin functions as an output when 3-wire serial I/O
mode is selected. When 2-wire serial I/O mode
is selected, the pin is left open.)
Output pin for making an interrupt request to the
CPU. When a return code or a program crash is
detected, a high-level signal is output on this pin
for at least 8
μ
s.
Input pin used to select control mode or data
read/write mode. When this pin is driven high,
internal register address setting and data read/
write are enabled. When the mode changes, the
serial clock counter is reset.
Pins for connecting a system clock resonator. A
6- or 6.29-MHz crystal or ceramic resonator
must be used. The accuracy of the frequency is
as follows;
Mode 0, 1:
±
1.5%
Ground pin
I/O pins connected to the IEBus bus
Main power supply pin for the IEBus bus driver/
receiver. When used, this pin must be tied to
V
DD
.
Input pin used to select either 3- or 2-wire serial
I/O mode. A high-level signal on this pin selects
3-wire serial I/O mode. A low-level signal on this
pin selects 2-wire serial I/O mode.
Chip select pin. When this pin is driven low, the
serial interface is enabled. When this pin is
driven high, the SO pin becomes high-imped-
ance, and the serial clock counter is reset.
When reset
[for both hardware
and software]
Input
Input
High-impedance
Low level
Input
When reset by
hardware (Oscil-
lation stopped)
XI = GND
XO = High level
When reset by
software (Oscil-
lation continued)
–
High-impedance
–
Input
Input
I/O format
Note
CMOS input
CMOS input
(CMOS I/O)
CMOS output
(none)
CMOS output
CMOS input
–
–
–
–
CMOS input
CMOS input
Note
Parentheses indicate the state corresponding to two-wire serial I/O mode.
相關PDF資料
PDF描述
UPD72042A LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042AGT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042B LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72065GC Floppy Disk Controller
UPD72065BGC-3B6 RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85%
相關代理商/技術參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*