參數(shù)資料
型號： UPD72042BGT
廠商： NEC Corp.
英文描述： LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述： LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制
文件頁數(shù)： 53/92頁
文件大小： 541K
代理商： UPD72042BGT
μ
PD72042A, 72042B
53
DATA SHEET S13990EJ2V0DS00
(b) Slave reception
Slave reception is performed when the broadcast bit is set to 1, and a communication frame with the local
station address specified in the slave address field is received.
Table 4-7 indicates the SLRC return codes for slave reception.
Table 4-7 SLRC Return Codes for Slave Reception
SLRC
Description
0100
1. Meaning
: Slave reception is started.
2. Occurrence condition
:
1 A separate communication frame up to the data-length field was received normally from the
master unit.
2 Once the control field has been received, RBF is ready for reception
Note
.
After the data-length field, 0100 is set in SLRC, and three-byte data consisting of a master address,
control bits, and data-length bits is set in RBF.
3. Microcomputer processing
: Three-byte data consisting of a master address, control bits, and data-
length bits can be read from RBF.
0101
1. Meaning
: The slave reception buffer is full.
2. Occurrence condition
: This return code is issued when RBF becomes full during data reception as a
slave unit, and reception data cannot be set in RBF.
3. Microcomputer processing
: If data consisting of one or more bytes is not read from RBF within the
period indicated below, the one-byte data cannot be received, and the
μ
PD72042A or
μ
PD72042B
returns an NAK.
Reception data read time:
Approx. 1570
μ
s (mode 0)
Approx. 390
μ
s (mode 1)
0110
1. Meaning
: Slave reception was terminated normally.
2. Occurrence condition
: This return code is issued when as much data as the amount specified in the
data-length field has been received normally in a communication frame. In this case, the SLRE flag of
the FLG register changes from 1 to 0.
3. Microcomputer processing
: Reception data can be read from RBF, and the number of bytes of slave
reception data can be read from RDR2.
0111
1. Meaning
: Slave reception was aborted.
2. Occurrence condition
: This return code is issued when reception is terminated prior to the reception
of as much data as the amount specified in the data-length field of a communication frame. In this
case, the SLRE flag of the FLG register changes from 1 to 0.
3. Microcomputer processing
: Reception data can be read from RBF, and the number of bytes of slave
reception data can be read from RDR2.
Note
See
Note
of Table 4-9.
相關(guān)PDF資料
PDF描述
UPD72042A LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042AGT LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72042B LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72065GC Floppy Disk Controller
UPD72065BGC-3B6 RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*