- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378745 > UPD72042BGT (NEC Corp.) LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL PDF資料下載
參數(shù)資料
| 型號： | UPD72042BGT |
| 廠商： | NEC Corp. |
| 英文描述： | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| 中文描述： | LSI器件間設備BusTM（IEBusTM）協(xié)議控制 |
| 文件頁數(shù)： | 19/92頁 |
| 文件大?。?/td> | 541K |
| 代理商： | UPD72042BGT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
μ
PD72042A, 72042B
19
DATA SHEET S13990EJ2V0DS00
Fig. 2-2 Slave Status (SSR) Bit Format
MSB
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
LSB
Table 2-5 Slave Status Meanings
Bit
Value
Meaning
Bit 0
Note 1
0
The slave transmission buffer is empty.
1
The slave transmission buffer is not empty.
Bit 1
Note 2
0
The slave reception buffer is empty.
1
The slave reception buffer is not empty.
Bit 2
0
The unit is not locked.
1
The unit is locked.
Bit 3
0
Fixed at 0
Bit 4
Note 3
0
Slave transmission disabled
1
Slave transmission enabled
Bit 5
0
Fixed at 0
Bit 7
00
Mode 0
01
Mode 1
10
Reserved for future expansion
11
Indicates the highest
mode supported by the
unit
Note 4
.
Notes 1.
The slave transmission buffer is accessed during a data read operation (control bits: 3H, 7H).
For the
μ
PD72042A and
μ
PD72042B, this buffer corresponds to the TBF available when STRQ of the
FLG register is set to 1.
2.
The slave reception buffer is accessed during a data write operation (control bits: 8H, AH, BH, EH, FH).
For the
μ
PD72042A and
μ
PD72042B, this buffer corresponds to the RBF available when SLRE of the
FLG register is set to 1.
3.
The value of bit 4 can be selected by using the UAR1 register.
4.
Bits 7 and 6 are currently fixed to 10 in the hardware of the
μ
PD72042A and
μ
PD72042B.
(2) Data/command transfer (control bits: Read (3H, 7H), write (AH, BH, EH, FH))
When data read (3H, 7H) is set, the data in the data buffer of the slave unit is read into the master unit.
When data write (BH, FH) or command write (AH, EH) is set, the data received by the slave unit is processed
according to the operation specifications for the slave unit.
Remarks 1.
The user can select data and commands as necessary according to the system.
2.
3H, AH, and BH may cause locking, depending on the communication conditions and status.
相關PDF資料 |
PDF描述 |
|---|---|
| UPD72042A | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| UPD72042AGT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| UPD72042B | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| UPD72065GC | Floppy Disk Controller |
| UPD72065BGC-3B6 | RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85% |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72042BGT-A | 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape |
| UPD72042GT(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720902AF5-667-JF2-E3-A | 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標準包裝:90 系列:- 應用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應商設備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316 |
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。