參數(shù)資料
型號(hào)： UPD17P136BGT
元件分類： 微控制器/微處理器
英文描述： MICROCONTROLLER, PDSO28
封裝： 0.375 INCH, PLASTIC, SOP-28
文件頁(yè)數(shù)： 16/25頁(yè)
文件大小： 666K
代理商： UPD17P136BGT
23
IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
Figure 30. Block Diagram of 768 x 18, 1,536 x 18, 3,072 x 18, 6,144 x 18, 12,288 x 18 Synchronous
FIFO Memory With Programmable Flags used in Depth Expansion Configuration
LOAD
WRITE CLOCK
WRITE ENABLE
READ CLOCK
READ ENABLE
OUTPUT ENABLE
DATA IN
DATA OUT
RESET
IDT
72V205
72V215
72V225
72V235
72V245
WXO
WXI
RXO
RXI
FIRST LOAD (
FL)
FL
Vcc
WXO
WXI
RXO
RXI
WXO
WXI
RXO
RXI
IDT
72V205
72V215
72V225
72V235
72V245
IDT
72V205
72V215
72V225
72V235
72V245
FF/IR
PAF
EF/OR
PAE
FF/IR
PAF
EF/OR
PAE
FF/IR
PAF
EF/OR
PAE
EF/OR
PAE
FF/IR
PAF
4294 drw 30
RCLK
REN
OE
WCLK
WEN
RS
FL
RCLK
REN
OE
WCLK
WEN
RS
RCLK
REN
OE
WCLK
WEN
RS
LD
Dn
Qn
Dn
Qn
Dn
Qn
LD
DEPTH EXPANSION CONFIGURATION — DAISY CHAIN TECHNIQUE
(WITH PROGRAMMABLE FLAGS)
These devices can easily be adapted to applications requiring more than
256/512/1,024/2,048/4,096 words of buffering. Figure 30 shows Depth
Expansion using three IDT72V205/72V215/72V225/72V235/72V245s.
Maximum depth is limited only by signal loading.
Follow these steps:
1. The first device must be designated by grounding the First Load (
FL)
control input.
2. All other devices must have
FL in the HIGH state.
3. The Write Expansion Out (
WXO) pin of each device must be tied to
the Write Expansion In (
WXI) pin of the next device. See Figure 30.
4. The Read Expansion Out (
RXO) pin of each device must be tied to the
Read Expansion In (
RXI) pin of the next device. See Figure 30.
5. All Load (
LD) pins are tied together.
6. The Half-Full Flag (
HF) is not available in this Depth Expansion
Configuration.
7.
EF, FF, PAE, and PAF are created with composite flags by ORing
together every respective flags for monitoring. The composite
PAE
and
PAF flags are not precise.
8. In Daisy Chain mode, the flag outputs are single register-buffered and
the partial flags are in asynchronous timing mode.
相關(guān)PDF資料
PDF描述
UPD1913C Consumer IC
UPD1943G Consumer IC
UPD1962C Peripheral IC
UPD1963C Peripheral IC
UPD2010AL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD17P137A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UPD17134A Subseries User＇s Manual | User＇s Manual[12/1996]
UPD17P137ACT 制造商:NEC 制造商全稱:NEC 功能描述:4-BIT SINGLE-CHIP MICROCONTROLLER
UPD17P137AGT 制造商:Renesas Electronics Corporation 功能描述:
UPD17P202AGF-001-3BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller
UPD17P202AGF-002-3BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*