參數(shù)資料
型號(hào)： UPD16878GS-BGG
廠商： NEC Corp.
英文描述： MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
中文描述： 單片四H橋驅(qū)動(dòng)電路
文件頁數(shù)： 12/32頁
文件大?。?/td> 242K
代理商： UPD16878GS-BGG
Data Sheet S15974EJ1V0DS
12
μ
PD16878
Data Configuration
Data can be input in either of two ways. Initial data can be input when the power is first applied, or standard data
can be input during normal operation. Input serial data with the LSB first, i.e., starting from the D0 bit (LSB) of the 1st
byte. Therefore, the D7 bit of the 8th byte is the most significant bit (MSB).
When inputting initial data, set a start point wait time that specifies the delay from power application to pulse
output, and the start point drive wait time. At the same time, also set a chopping frequency and a reference voltage
(EVR) that determines the output current of each channel. Because the
μ
PD16878 has an EXT pin for monitoring the
internal operations, the parameter to be monitored can be selected by initial data.
When inputting standard data, input the rotation direction of each channel, the number of pulses, and the data for
the pulse cycle.
Initial data or standard data is selected by using bits D5 to D7 of the 1st byte (see Table 5-1).
Table 5-1. Data Selection Mode (1st byte)
D7
D6
D5
Data type
1
1
1
Initial data
0
0
0
Standard data
Remark
If the high-order three bits are high, the initial data is selected;
if they are low, the standard data is selected.
Data other than (0, 0, 0) and (1, 1, 1) must not be input.
Input the serial data during start point wait time.
Details of Data Configuration
How to input initial data and standard data is described below.
(1) Initial data input
<1st byte>
The 1st byte specifies the type of data (initial data or standard data) and determines the presence or absence of
the EXP pin output. Bits D5 to D7 of this byte specify the type of data as shown in Table 5-1, while bits D0 to D3
select the EXP output (open drain).
Table 5-2. 1st Byte Data Configuration
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Data
1
1
1
0
0 or 1
0 or 1
0 or 1
0 or 1
The EXP pin goes low (current sink) when the input data is
“
0
”
, and high (high impedance state) when the input
data is
“
1
”
. Pull this pin up to V
DD
for use. Input
“
0
”
to bit D4.
相關(guān)PDF資料
PDF描述
UPD16878 MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
UPD16879GS-BGG MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
UPD16879 MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
UPD1703C-011 PHASE LOCKED LOOP FREQUENCY SYNTHESIZER FM/AM DIGITAL TUNING SYSTEM CONTROLLER CMOS LSI
UPD1703C-013 PHASE LOCKED LOOP FREQUENCY SYNTHESIZER FM/AM DIGITAL TUNING SYSTEM CONTROLLER CMOS LSI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD16879 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
UPD16879GS-BGG 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
UPD16882 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC CD-ROM/DVD-ROM 3-PHASE SPINDLE MOTOR DRIVER
UPD16882GS 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC CD-ROM/DVD-ROM 3-PHASE SPINDLE MOTOR DRIVER
UPD16886 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC 1.5-CHANNEL H BRIDGE DRIVER CIRCUIT FOR CAMERAS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*