參數(shù)資料
型號: TVP5040PFP
廠商: TEXAS INSTRUMENTS INC
元件分類: 顏色信號轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP80
封裝: POWER, PLASTIC, TQFP-80
文件頁數(shù): 37/101頁
文件大?。?/td> 464K
代理商: TVP5040PFP
2–24
2.8
VIP Host Interface Port
The TVP5040 host interface is configured for VIP operation by attaching external pullup and pulldown resistors to
the GLCO, PALI, and FID terminals. The following is the combination of resistors required to select I2C host mode,
where 0=pulldown and 1=pullup.
GLCO
PALI
FID
VIP host port enabled
0
1
0
The video interface port is a standard interface, conforming to Video Interface Port VIP Specification Version 2.0
between a video enabled graphics device and one or more video devices. The video port of VIP transports various
types of real time signal streams. Signal names in parenthesis ( ) denote the signal name referenced in the VIP
specification. Five terminals are required for host port transfers: VC3, VC0, VC1, VC2, and INTREQ. Table 2–4
summarizes the terminal functions of the VIP-mode host interface.
2.8.1
VIP Host Port Terminal Description
Table 2–4. VIP Host Port Terminal Description
SIGNAL
TYPE
DESCRIPTION
VC3 (VIPCLK)
O
VIP host clock (25-33 MHz)
VC0,VC1
(HAD[0:1] )
I/O
Host address/data bus
VC0 = (HAD_0)
VC1 = (HAD_1)
VC2 (HCTL)
I/O (open drain)
Host Control. This includes the symbolic signals of VFRAME, DTACK and VSTOP.
INTREQ (VIRQ)
O (nominal open drain)
Interrupt request
VC3 (VIPCLK) is the host port clock, specified from 25-33 MHz. VIPCLK can be from any source.
VC0 and VC1 (HAD[0:1]) is a two wire bus, used to transfer commands, addresses and data between master and
slave devices.
VC2 (HCTL) is a shared control terminal. It is driven by the master to initiate and terminate data transfers. It is driven
by the slave to terminate and add wait states to data transfers. Because it is a shared control signal, special attention
must be given to its generation to avoid bus conflicts.
INTREQ is a nominally open drain terminal used to signal interrupts to the host controller. This terminal may be
configured as a conventional CMOS I/O buffer (non-open drain) if desired using the interrupt configuration register
at subaddress C2. Contention is possible if multiple devices are connected to the INTREQ signal and it is configured
in non-open drain mode.
Upon power up, the VIP module outputs remain in the high impedance state until a request from the motherboard
signals the module to begin driving the bus.
相關(guān)PDF資料
PDF描述
TVP5041PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M1PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFPR COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFP COLOR SIGNAL DECODER, PQFP80
TVP5146M2PFPR COLOR SIGNAL DECODER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP5145 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NTSC/PAL/SECAM/Component Digital Video Decoder With Macrovision(TM) Detection
TVP5145EVM 制造商:Texas Instruments 功能描述:TVP5145EVM - Bulk
TVP5145PFP 功能描述:視頻 IC NTSC/PAL/SECAM/ Comp Dig Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
TVP5146 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL / SECAM 4 X 10 BIT DIGITAL VIDEO DECODER WITH MACROVISION DETECTION YPBPR/RGB INPUTS 5 LINE COMB FILTER AND SCART SUPPORT
TVP5146_12 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL/SECAM 4x10-Bit Digital Video Decoder With Macrovision?£a Detection, YPbPr/RGB Inputs, 5-Line Comb Filter, and SCART Support