參數(shù)資料
型號(hào)： TVP5040CPFP
廠商： TEXAS INSTRUMENTS INC
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： COLOR SIGNAL DECODER, PQFP80
封裝： POWER, PLASTIC, TQFP-80
文件頁(yè)數(shù)： 60/109頁(yè)
文件大?。?/td> 568K
代理商： TVP5040CPFP
2–38
VBI FIFO
The VBI FIFO containing sliced VBI data can be read directly by the PHI host.
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Read VBI FIFO
1
0
Data from FIFO
Status/Interrupt Register
The status/interrupt register provides the host with information regarding the source of an interrupt. After an interrupt
condition is set it can be reset by writing a 1 to the appropriate bit in the status/interrupt register. Section 2.14 contains
a description of the PHI status/interrupt register.
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Access status/interrupt register
1
Data from status/interrupt register
2.8.11 Parallel Host Interface Microcode Write Operation
A microcode write operation is required to down load microcode to the TVP5040 program RAM after power-up reset.
During the write cycle, the internal microprocessors program counter resets and points to location zero in the program
RAM and remains reset. Upon completion of the write operation, a microprocessor CLEAR-RESET operation is
required. This is performed by writing into the 7F register to clear reset and resume the microprocessor function.
(There is no specific data requirement to be written into the 7F register, any data will resume the microprocessor
function.)
To avoid violating PHI cycle time requirements during a microcode write operation the host can poll the cycle complete
bit in the PHI status register after writing each byte data to the PHI data register. Alternatively, the cycle complete
enable bit in the interrupt enable register (indirect address C1) can be set to generate an interrupt for the host when
a write has been completed.
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write microcode register address
0
1
0
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write microcode register data
0
1
First byte of microcode data
(Wait for cycle complete status or interrupt.)
Write microcode register data
0
1
Second byte of microcode data
(Wait for cycle complete status or interrupt.)
Write microcode register data
0
1
Last byte of microcode data
(Wait for cycle complete status or interrupt.)
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write clear-reset register address
0
1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write clear-reset dummy data
0
1
Dummy data
(Wait for cycle complete status or interrupt.)
相關(guān)PDF資料
PDF描述
TVP5040PFP COLOR SIGNAL DECODER, PQFP80
TVP5041PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M1PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFPR COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFP COLOR SIGNAL DECODER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP5040CPFPG4 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
TVP5040EVM 制造商:Texas Instruments 功能描述:EVAL BD TVP5040EVM USER S GUIDE - Bulk
TVP5145 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NTSC/PAL/SECAM/Component Digital Video Decoder With Macrovision(TM) Detection
TVP5145EVM 制造商:Texas Instruments 功能描述:TVP5145EVM - Bulk
TVP5145PFP 功能描述:視頻 IC NTSC/PAL/SECAM/ Comp Dig Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*