參數(shù)資料
型號: TVP5040CPFP
廠商: TEXAS INSTRUMENTS INC
元件分類: 顏色信號轉(zhuǎn)換
英文描述: COLOR SIGNAL DECODER, PQFP80
封裝: POWER, PLASTIC, TQFP-80
文件頁數(shù): 51/109頁
文件大小: 568K
代理商: TVP5040CPFP
2–30
General TVP5040 Registers: The bulk of the TVP5040 register space consists of status and control registers that
are available to the host in I2C, VIP, and VMI modes. Information on the register functions is available in section 2.14
VIP subaddresses 100-1FF.
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (from TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
General TVP5040 register read
0
1
0
1
A
D
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (to TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
General TVP5040 register write
0
1
0
1
A
D
2.8.4.2 No Latency Read
In order to avoid holding up the host port due to the extended wait states of a normal read operation, a special no
latency read mode is implemented in TVP5040.
NOTE:This special mode is not part of the VIP specification.
The no latency read consists of two zero wait-state phases separated by an idle period, during which the host may
perform other operations. The first phase identifies the register address to be read. In response to the first phase read,
the TVP5040 outputs data immediately from an internal intermediate buffer. Note that the data in the intermediate
data buffer is not from the register currently being addressed.
Following completion of the first phase, the host must wait for 64
s to ensure that the data requested in the first phase
is available in the intermediate data buffer. Any attempt to use the host port during this time results in slave termination
by TVP5040. The host then initiates the second phase to read the data from the intermediate buffer.
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (from TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
No latency read
Phase 1
0
1
0
1
0
A
X
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (from TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
No latency read
Phase 2
0
1
0
1
A
D
A pipelined read of several registers can be done by having the host initiate a series of back-to-back phase 1 reads,
with each phase 1 read occurring at least 64
s from the previous phase 1 read. With this, for every phase 1 read,
the TVP5040 returns the data for the previous phase 1 read. Finally, at the end, the host must initiate a phase 2 read
to get the data for the last read transaction.
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (from TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
No latency read (pipelined)
Phase 1
0
1
0
1
0
A
X
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (from TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
No latency read (pipelined)
Phase 1
0
1
0
1
A
D
COMMAND PHASE
ADDRESS PHASE
DATA PHASE (from TVP5040)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
No latency read (pipelined)
Phase 2
0
1
0
1
X
D
相關(guān)PDF資料
PDF描述
TVP5040PFP COLOR SIGNAL DECODER, PQFP80
TVP5041PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M1PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFPR COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFP COLOR SIGNAL DECODER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP5040CPFPG4 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
TVP5040EVM 制造商:Texas Instruments 功能描述:EVAL BD TVP5040EVM USER S GUIDE - Bulk
TVP5145 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NTSC/PAL/SECAM/Component Digital Video Decoder With Macrovision(TM) Detection
TVP5145EVM 制造商:Texas Instruments 功能描述:TVP5145EVM - Bulk
TVP5145PFP 功能描述:視頻 IC NTSC/PAL/SECAM/ Comp Dig Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel