參數(shù)資料
型號: TP11362AN
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 編解碼器
英文描述: CONNECTOR ACCESSORY
中文描述: A/MU-LAW, ADPCM CODEC, PDIP24
封裝: 0.600 INCH, PLASTIC, DIP-24
文件頁數(shù): 2/16頁
文件大小: 442K
代理商: TP11362AN
Connection Diagrams
Pin Descriptions
TSI
Transmit PCM serial data input. TSI is an 8-bit PCM data
stream and is shifted into an 8-bit serial-to-parallel register
on the falling edges of PSCK while CE and TRB are high.
The last 8 bits of TSI are latched and transferred to the core
for processing at the falling edge of CE.
TSO
Transmit ADPCM TRI-STATE
serial data output. A serial
data bit stream of 4- to 5-bit length is shifted out with the ris-
ing edge of ASCK when CE is high following the processing
of a transmit channel. TSO is in TRI-STATE mode while CE
is low or while RSO output is active.
RSI
Receive ADPCM serial data input. A serial data bit stream of
4- to 5-bit length is shifted in with the falling edges of ASCK
while CE is high and TRB is low. The last 4 or 5 bits of RSI
are latched and transferred to the core for processing at the
falling edge of CE.
RSO
Receive PCM TRI-STATE serial data output. An 8-bit serial
PCM data stream is shifted out with the rising edges of
PSCK when CE is high following the processing of a receive
channel. RSO is in TRI-STATE mode while CE is low or while
TSO output is active.
PSCK
PCM serial clock input. PSCK is used to shift PCM data into
TSI or out of RSO while CE is active (high). The transfer de-
pends on the logic state of TRB.
ASCK
ADPCM serial clock input. ASCK is used to shift ADPCM
data into RSI or out of TSO while CE is active (high). The
transfer depends on the logic state of TRB.
CLK
Master clock input. CLK may be asynchronous to PSCK or
ASCK.
CE
Chip enable input. When CE is high, it enables data transfer.
The falling edge of CE latches and transfers the serial data
TSI or RSI to the core for processing and strobes the control
signals QSEL0, QSEL1, PCM1, EN and INIT. CE should
change state only when PSCK and ASCK are high. CE,
when low, sets the TSO and RSO outputs into TRI-STATE
mode.
TRB
Transmitter or receiver select. A logic low at TRB selects the
receiver of the channel processed. A logic high enables the
transmitter of the channel processed. TRB determines which
input register is enabled and which output register and out-
put is enabled. TRB should be stable while CE is high.
EN
Channel enable input. EN is strobed in with the falling edge
of CE.Alogic high at the falling edge of CE indicates that the
channel is active, and the ADPCM will process the data just
clocked in.
INIT
Channel initialization input. INIT is read at the falling edge of
CE.Alogic high at the falling edge of CE causes theADPCM
processor to initialize the channel currently processing.
PCM1
PCM coding law select. A logic low at PCM1 selects 8-bit
μ-law, while a logic high selects 8-bit A-law with even bit in-
version.
Plastic Chip Carriers
DS012877-2
Top View
Order Number TP11362AV
See NS Package Number V28A
Plastic Dual-In-Line
DS012877-3
Top View
Order Number TP11362AN
See NS Package Number N24A
www.national.com
2
相關(guān)PDF資料
PDF描述
TP11368 Octal Adaptive Differential PCM Processor
TP11368N Octal Adaptive Differential PCM Processor
TP11368V Octal Adaptive Differential PCM Processor
TP1251 ILLUMINATED PUSHBUTTON SWITCHES
TP1251G ILLUMINATED PUSHBUTTON SWITCHES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TP11362AV 制造商:Texas Instruments 功能描述:
TP11362AV/NOPB 功能描述:IC PROCESSOR QUAD DIF PCM 28PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
TP11368 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Adaptive Differential PCM Processor
TP11368N 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Octal Adaptive Differential PCM Processor
TP11368V 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray