
TMXF28155/51 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet
May 2001
112
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 115. TMUX_TBERINS_CTL, Transmit High-Speed Error Insertion Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0x0
0
0x40048
15:13
12
—
Reserved.
Transmit Protection Signal Line REI Insert.
Con-
trol bit, when set to a logic 1, causes one line REI
error in the outgoing protection STS-3/STM-1 (AU-4)
signal when there is a rising edge observed on the
SMPR_BER_INSRT (
Table 65
) input signal.
Transmit Protection Signal B2 Error Insert.
Con-
trol bit, when set to a logic 1, causes one B2 error in
the outgoing protection STS-3/STM-1 (AU-4) signal
when there is a rising edge observed on the
SMPR_BER_INSRT (
Table 65
) input signal.
Transmit Path REI Error Insert.
Control bit, when
set to a logic 1, causes one path REI error in the out-
going STS-3/STM-1 (AU-4) signal when there is a
rising edge observed on the SMPR_BER_INSRT
(
Table 65
) input signal. Only port 1 control is valid in
AU-4 mode.
Transmit High-speed B3 Error Insert.
Control bit,
when set to a logic 1, causes the output B3 byte in
the outgoing STS-3/STM-1 (AU-4) signal to be
inverted when there is a rising edge observed on the
SMPR_BER_INSRT (
Table 65
) input signal. Only
port 1 control is valid in AU-4 mode.
Transmit High-speed Line REI Insert.
Control bit,
when set to a logic 1, causes one line REI error in
the outgoing STS-3/STM-1 (AU-4) signal when there
is a rising edge observed on the
SMPR_BER_INSRT (Table 65) input signal.
Transmit High-speed B2 Error Insert.
Control bit,
when set to a logic 1, causes the output B2 bytes in
the outgoing STS-3/STM-1 (AU-4) signal to be
inverted when there is a rising edge observed on the
SMPR_BER_INSRT (Table 65) input signal.
Transmit High-speed B1 Error Insert.
Control bit,
when set to a logic 1, causes the output B1 byte in
the outgoing STS-3/STM-1 (AU-4) signal to be
inverted when there is a rising edge observed on the
SMPR_BER_INSRT (Table 65) input signal.
TMUX_TPSLREIINS
11
TMUX_TPSB2EIINS
0
10:8
TMUX_TPREIINS[3:1]
0
7:5
TMUX_THSB3ERRINS[3:1]
0
4
TMUX_TLREIINS
0
3:1
TMUX_THSB2ERRINS[3:1]
000
0
TMUX_THSB1ERRINS
0