
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
June 2002
278
Agere Systems Inc.
TMXF28155/51 Supermapper
Data Sheet
12 28-Channel Framer Registers
(continued)
* See
Table 388 on page 275
for values of L and T.
12.10 Performance Monitor Per Link Registers
The following tables describe the functions of all bits in the register map. Counters are programmable to either
roll over or saturate, and may be programmed to clear on read.
Registers are only provisionable to clear-on-read (COR).
For each address, the register bits are identified as either read/write (R/W) or read only (RO), and the value of the
bits on reset are given.
Table 392. Performance Monitor Per Link Register Addressing Map
* L and P represent hexidecimal digits used for absolute addressing in
Table 394
through
Table 413
.
0x8LT21
6
FRM_T_TXSTOMP
Tx Path Stomping.
For DS1 links, this bit indicates to stomp
all robbed-bit signaling on voice time slots on the corre-
sponding link to 0. Stomping time slot 16 for CEPT links is
done by inserting all ones using the signaling registers. A 1
will enable stomping. A 0 will disable stomping for the corre-
sponding link.
Reserved.
Must write to 0.
Handling Group Enable.
When set to 1 in combination with
(bit 9, FRM_T_VTSIGE), this bit indicates to the signaling
block that the signaling for this link is byte sync mapped and
uses the handling group format.
Manual Signaling Freeze.
Used to manually halt the signal-
ing register updates when the source of signaling data is
either the Rx system or the Rx line. A 1 halts the updates.
F and G Source
. Indicates which entity will be the source
for the F and G values used in handling the ABCD bits.
0 = host programmed.
1 = sourced from the Rx system interface.
The F and G programming can be implied by the system
interface only when using the ASM CHI or the parallel sys-
tem interface.
FRM_T_SIGSRC[1:0]
Signaling Data Source.
Indicates which of the entities will
be the source for the ABCD bits.
00 = signaling programmed by the host.
01 = signaling extracted from the Rx line.
10 = signaling received from the system interface.
0
5
4
RSVD
0
0
FRM_T_HGEN
3
FRM_T_MSIGFZ
0
2
FRM_T_FGSRC
0
1:0
00
Address Pins (ADDR15—ADDR0)
9
8
LNK1
LNK0
RXP = 0
TXP = 1
P*
15
0
14
0
13
12
11
10
7
1
6
0
5
4
3
2
1
0
LNK4
LNK3
LNK2
PM5 PM4 PM3 PM2 PM1 PM0
L*
—
Table 391. FRM_TSLR32, Transmit Signaling Link Register 32 (R/W)
(continued)
Address
*
Bit
Name
Function
Reset
Default