
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
210
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 240. M13_DS2_OOFD_R, DS2 Out-Of-Frame Delta (RO)
Table 241. M13_DS2_LOFD_R, DS2 Loss-Of-Frame Delta (RO)
Table 242. M13_DS2_AIS_DETD_R, DS2 Alarm Indication Signal Detect Delta (RO)
Table 243. M13_DS2_RAI_DETD_R, DS2 Remote Alarm Indication Detection Delta (RO)
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10013
15:7
6:0
RSVD
Reserved
.
M13_DS2_OOFD[7:1]
Delta Bits.
These individual delta bits are set as the result of
the corresponding state bits M13_DS2_OOF[7:1] (
Table 252
on page 213
) transitioning either from 0 to 1 or from 1 to 0.
Delta bits can be programmed to be either clear on read
(COR) or clear on write (COW), and they are not set to 1 again
until the event reoccurs.
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10014
15:7
6:0
RSVD
Reserved
.
M13_DS2_LOFD[7:1]
Delta Bits.
These individual delta bits are set as the result of
the corresponding state bits M13_DS2_LOF[7:1] (
Table 253
on page 213
) transitioning either from 0 to 1 or from 1 to 0.
They can be programmed to be either clear on read (COR) or
clear on write (COW), and they are not set to 1 again until the
event reoccurs.
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10015
15:7
6:0
RSVD
Reserved
.
M13_DS2_AIS_DETD[7:1]
Delta Bits.
These individual delta bits are set as the result
of the corresponding state bits M13_DS2_AIS_DET[7:1]
(
Table 254 on page 213
) transitioning either from 0 to 1 or
from 1 to 0. Delta bits can be programmed to be either
clear on read (COR) or clear on write (COW), and they
are not set to 1 again until the event reoccurs.
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10016
15:7
6:0
RSVD
Reserved
.
M13_DS2_RAI_DETD[7:1]
Delta Bits.
These individual delta bits are set as the result
of the corresponding state bits M13_DS2_RAI_DET[7:1]
(
Table 255 on page 213
) transitioning either from 0 to 1 or
from 1 to 0. Delta bits can be programmed to be either
clear on read (COR) or clear on write (COW), and they
are not set to 1 again until the event reoccurs.