![](http://datasheet.mmic.net.cn/370000/TMP320C6411AGLZ_datasheet_16739599/TMP320C6411AGLZ_94.png)
SPRS196H MARCH 2002 REVISED JULY 2004
94
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
HOST-PORT INTERFACE (HPI) TIMING
timing requirements for host-port interface cycles
(see Figure 39 through Figure 46)
NO.
300
UNIT
MIN
MAX
1
tsu(SELV-HSTBL)
th(HSTBL-SELV)
tw(HSTBL)
tw(HSTBH)
tsu(SELV-HASL)
th(HASL-SELV)
tsu(HDV-HSTBH)
th(HSTBH-HDV)
Setup time, select signals§ valid before HSTROBE low
Hold time, select signals§ valid after HSTROBE low
5
ns
2
2.4
4P
ns
3
Pulse duration, HSTROBE low
ns
4
Pulse duration, HSTROBE high between consecutive accesses
Setup time, select signals§ valid before HAS low
Hold time, select signals§ valid after HAS low
4P
ns
10
5
ns
11
2
ns
12
Setup time, host data valid before HSTROBE high
5
ns
13
Hold time, host data valid after HSTROBE high
2.8
ns
14
th(HRDYL-HSTBL)
Hold time, HSTROBE low after HRDY low. HSTROBE should not be
inactivated until HRDY is active (low); otherwise, HPI writes will not complete
properly.
2
ns
18
tsu(HASL-HSTBL)
th(HSTBL-HASL)
Setup time, HAS low before HSTROBE low
2
ns
19
Hold time, HAS low after HSTROBE low
2.1
ns
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.
§Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.
Select the parameter value of 4P or 12.5 ns, whichever is greater.
switching characteristics over recommended operating conditions during host-port interface
cycles
(see Figure 39 through Figure 46)
NO.
PARAMETER
300
UNIT
MIN
MAX
6
td(HSTBL-HRDYH)
td(HSTBL-HDLZ)
td(HDV-HRDYL)
toh(HSTBH-HDV)
td(HSTBH-HDHZ)
td(HSTBL-HDV)
HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.
P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns.
#This parameter is used during HPID reads and writes. For reads, at the beginning of a word transfer (HPI32) or the first half-word transfer (HPI16)
on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until
the EDMA internal address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer is
full.
Delay time, HSTROBE low to HRDY high#
1.3
4P+8
ns
7
Delay time, HSTROBE low to HD low impedance for an HPI read
2
ns
8
Delay time, HD valid to HRDY low
3
ns
9
Output hold time, HD valid after HSTROBE high
1.5
ns
15
Delay time, HSTROBE high to HD high impedance
12
ns
16
Delay time, HSTROBE low to HD valid (HPI16 mode, 2nd half-word only)
4P+8
ns