![](http://datasheet.mmic.net.cn/370000/TMP320C6411AGLZ_datasheet_16739599/TMP320C6411AGLZ_21.png)
SPRS196H MARCH 2002 REVISED JULY 2004
21
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
peripheral register descriptions (continued)
Table 9. Interrupt Selector Registers
HEX ADDRESS RANGE
ACRONYM
REGISTER NAME
COMMENTS
019C 0000
MUXH
Interrupt multiplexer high
Selects which interrupts drive CPU
interrupts 1015 (INT10INT15)
Selects which interrupts drive CPU
interrupts 49 (INT04INT09)
Sets the polarity of the external
interrupts (EXT_INT4EXT_INT7)
019C 0004
MUXL
Interrupt multiplexer low
019C 0008
EXTPOL
External interrupt polarity
019C 000C 019C 01FF
Reserved
Table 10. McBSP 0 Registers
HEX ADDRESS RANGE
ACRONYM
REGISTER NAME
COMMENTS
018C 0000
DRR0
McBSP0 data receive register via Configuration Bus
The CPU and EDMA
controller can only read this
register; they cannot write to
it.
0x3000 0000 0x33FF FFFF
018C 0004
0x3000 0000 0x33FF FFFF
018C 0008
018C 000C
018C 0010
018C 0014
018C 0018
018C 001C
018C 0020
018C 0024
018C 0028
018C 002C
018C 0030
018C 0034
018C 0038
018C 003C
018C 0040 018F FFFF
DRR0
DXR0
DXR0
SPCR0
RCR0
XCR0
SRGR0
MCR0
RCERE00
XCERE00
PCR0
RCERE10
XCERE10
RCERE20
XCERE20
RCERE30
XCERE30
–
McBSP0 data receive register via Peripheral Data Bus
McBSP0 data transmit register via Configuration Bus
McBSP0 data transmit register via Peripheral Data Bus
McBSP0 serial port control register
McBSP0 receive control register
McBSP0 transmit control register
McBSP0 sample rate generator register
McBSP0 multichannel control register
McBSP0 enhanced receive channel enable register 0
McBSP0 enhanced transmit channel enable register 0
McBSP0 pin control register
McBSP0 enhanced receive channel enable register 1
McBSP0 enhanced transmit channel enable register 1
McBSP0 enhanced receive channel enable register 2
McBSP0 enhanced transmit channel enable register 2
McBSP0 enhanced receive channel enable register 3
McBSP0 enhanced transmit channel enable register 3
Reserved