參數(shù)資料
型號： TMX320C6415TGLZ
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： FIXED-POINT DIGITAL SIGNAL PROCESSORS
中文描述： 定點數(shù)字信號處理器
文件頁數(shù)： 72/140頁
文件大?。?/td> 2033K
代理商： TMX320C6415TGLZ
SPRS226H NOVEMBER 2003 REVISED AUGUST 2005
72
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Table 32. Characteristics of the Power-Down Modes
PRWD FIELD
(BITS 1510)
EFFECT ON CHIP’S OPERATION
WAKE-UP METHOD
POWER-DOWN
MODE
011100
PD3
Wake by a device reset
Input clock to the PLL stops generating clocks. All register and
internal RAM contents are preserved. All functional I/O “freeze” in
the last state when the PLL clock is turned off. Following reset, the
PLL needs time to re-lock, just as it does following power-up.
Wake-up from PD3 takes longer than wake-up from PD2 because
the PLL needs to be re-locked, just as it does following power-up.
All others
When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or
peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions,
peripherals will not operate according to specifications.
Reserved
—
—
C64x power-down mode with an emulator
If user power-down modes are programmed, and an emulator is attached, the modes will be masked to allow
the emulator access to the system. This condition prevails until the emulator is reset or the cable is removed
from the header. If power measurements are to be performed when in a power-down mode, the emulator cable
should be removed.
When the DSP is in power-down mode PD2 or PD3, emulation logic will force any emulation execution
command (such as Step or Run) to spin in IDLE. For this reason, PC writes (such as loading code) will fail. A DSP
reset will be required to get the DSP out of PD2/PD3.
power-supply sequencing
TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However,
systems should be designed to ensure that neither supply is powered up for extended periods of time
(
>
1 second) if the other supply is below the proper operating voltage.
In addition, for proper device initialization, device reset (RESET) must be held active (low) during device power
ramp and should not be released until the PLL becomes stable.
power-supply design considerations
A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O
power up. A Schottky diode can also be used to tie the core rail to the I/O rail (see Figure 11).
相關(guān)PDF資料
PDF描述
TMXF28155 155/51 Mbits/s SONET/SDH(155/51 M位/秒 SONET/SDH)
TN28F001BX-T150 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
TN28F001BX-T90 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
TN28F001BX-B150 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
TN28F001BX-B90 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6416CGLZ 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMX320C6416CGLZ300 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6416CGLZ5 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMX320C6416CGLZ5E0 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6416CGLZA300 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*