參數(shù)資料
型號: TMS320F2812PGFMEP
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: Digital Signal Processors
中文描述: 數(shù)字信號處理器
文件頁數(shù): 108/159頁
文件大?。?/td> 2084K
代理商: TMS320F2812PGFMEP
Electrical Specifications
108
March 2004 Revised October 2004
SGUS051A
6.17
Event Manager Interface
6.17.1
PWM Timing
PWM refers to all PWM outputs on EVA and EVB.
Table 613. PWM Switching Characteristics
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
tw(PWM)§
td(PWM)XCO
See the GPIO output timing for fall/rise times for PWM pins.
PWM pin toggling frequency is limited by the GPIO output buffer switching frequency (20 MHz).
§PWM outputs may be 100%, 0%, or increments of tc(HCO) with respect to the PWM period.
Table 614. Timer and Capture Unit Timing Requirements
#
Pulse duration, PWMx output high/low
25
ns
Delay time, XCLKOUT high to PWMx output switching
XCLKOUT = SYSCLKOUT/4
10
ns
MIN
MAX
UNIT
tw(TDIR)
Pulse duration, TDIRx low/high
Without input qualifier
2 * tc(SCO)
1 * tc(SCO) + IQT||
2 * tc(SCO)
1 * tc(SCO) + IQT||
40
cycles
With input qualifier
tw(CAP)
Pulse duration, CAPx input low/high
Without input qualifier
cycles
With input qualifier
tw(TCLKINL)
tw(TCLKINH)
tc(TCLKIN)
The QUALPRD bit field value can range from 0 (no qualification) through 0xFF (510 SYSCLKOUT cycles). The qualification sampling period is
2n SYSCLKOUT cycles, where “n” is the value stored in the QUALPRD bit field. As an example, when QUALPRD = 1, the qualification sampling
period is 1 x 2 = 2 SYSCLKOUT cycles (i.e., the input is sampled every 2 SYSCLKOUT cycles). Six such samples will be taken over five sampling
windows, each window being 2n SYSCLKOUT cycles. For QUALPRD = 1, the minimum width that is needed is 5 x 2 = 10 SYSCLKOUT cycles.
However, since the external signal is driven asynchronously, a 11-SYSCLKOUT-wide pulse ensures reliable recognition.
#Maximum input frequency to the QEP = min[HSPCLK/2, 20 MHz]
||Input Qualification Time (IQT) = [5 x QUALPRD x 2] * tc(SCO)
Pulse duration, TCLKINx low as a percentage of TCLKINx cycle time
60
%
Pulse duration, TCLKINx high as a percentage of TCLKINx cycle time
40
60
%
Cycle time, TCLKINx
4 * tc(HCO)
ns
tw(PWM)
td(PWM)XCO
PWMx
XCLKOUT
XCLKOUT = SYSCLKOUT
Figure 616. PWM Output Timing
XCLKOUT
tw(TDIR)
TDIRx
XCLKOUT = SYSCLKOUT
Figure 617. TDIRx Timing
相關(guān)PDF資料
PDF描述
TMS320F2810PGFAEP Digital Signal Processors
TMX20F2810PBKAEP Digital Signal Processors
TMS320LC2404APGA DSP CONTROLLERS
TMP320LC2401APAGA DSP CONTROLLERS
TMP320LC2401APAGS DSP CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320F2812PGFQ 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320F2812PGFQ 制造商:Texas Instruments 功能描述:Digital Signal Processor
TMS320F2812PGFS 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320F2812ZHHA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 32-Bit Digital Sig Controller w/Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320F2812ZHHAR 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 32B DIGITAL SIGNAL CONTROLLER RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT