參數(shù)資料
型號: TMC22X5YA
廠商: Fairchild Semiconductor Corporation
英文描述: Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
中文描述: 多標(biāo)準(zhǔn)數(shù)字視頻解碼器三線自適應(yīng)梳狀解碼器系列,8
文件頁數(shù): 7/84頁
文件大?。?/td> 417K
代理商: TMC22X5YA
PRODUCT SPECIFICATION
TMC22x5yA
REV. 1.0.0 2/4/03
7
DREF
30
TTL
Decoder reference signal.
This is a dual function pin, controlled by
register 24, that can function as an active video output indicator or
output as a clamp pulse. When set to the active video output function,
the DREF pin is HIGH during the video portion of each line and LOW
during the horizontal and vertical blanking levels. When set to output a
clamp pulse, the clamp pulse is controlled by register 24 and 25
allowing a user to program when a 0.5
μ
Sec pulse is output relative to
HSYNC.
Field identification output.
A 3 bit field ident from the DRS signal.
FID
2-0
μ
P Interface
D
7-0
33, 32, 31
TTL
45, 44, 43, 42,
41, 38, 37, 36
63, 62
TTL
Parallel control port data I/O.
All control parameters are loaded into
and read back over this 8 bit data port.
Parallel control port address inputs.
These pins govern whether the
microprocessor interface selects a table/register address or reads/
writes table/register contents.
Parallel control port chip select.
When CS is high the microprocessor
interface port, D
7-0
, is set to HIGH impedance and ignored. When CS
is LOW, the microprocessor can read or write parameters over D
7-0
.
Parallel control port read/write control.
When R/W and CS are LOW,
the microprocessor can write to the control registers or XLUT over
D
7-0
. When R/W is HIGH and CS is LOW, it can read the contents of
any selected XLUT address or control register over D
7-0
.
Chip master reset.
Bringing RESET LOW sets the software reset
control bit, SRESET, LOW and disables the digital outputs. If HRESET
is LOW the decoder outputs remain disabled after RESET goes HIGH
until the SRESET bit is set high by the host. If HRESET is HIGH when
RESET goes HIGH the decoder the internal state machines are
enabled.
Serial/parallel interface select.
This pin will select between a parallel
(HIGH) or serial (LOW) interface port.
Serial data interface.
Bi-directional serial interface to the control port.
Serial interface clock.
Serial Address.
Three bits providing the lsbs of the serial chip ID used
to identify the decoder.
A
1-0
TTL
CS
60
TTL
R/W
61
TTL
RESET
51
TTL
SER
53
TTL
SDA
SCL
SA
2-0
58
59
R-Bus
R-Bus
TTL
56, 55, 54
Power Supply
V
DD
5, 17, 29, 40,
47, 65, 91
4, 16, 28, 39,
46, 57, 64, 76,
90, 92
+5 V
Power Supply.
Positive power supply for digital circuits, +5V.
GND
0.0 V
Ground.
Ground for digital circuits, 0V.
Pin Descriptions
(cont.)
Pin Name
Pin Number
Value
Pin Function Description
相關(guān)PDF資料
PDF描述
TMC22052AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22053AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22151AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22152AKHC Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22153AKHC JT 32C 32#20 SKT PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMC2302A 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer
TMC2302AH5C 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述:
TMC2302AH5C1 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述:
TMC2302AKEC 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer
TMC2302AKEC1 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Image Manipulation Sequencer