參數(shù)資料
型號(hào)： TMC22051
廠商： RAYTHEON SEMICONDUCTOR
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： 8-Bit Digital Video Decoder(8位數(shù)字視頻譯碼器)
中文描述： COLOR SIGNAL DECODER
文件頁(yè)數(shù)： 58/84頁(yè)
文件大?。?/td> 414K
代理商： TMC22051
TMC22x5y
PRODUCT SPECIFICATION
58
P
Sync Pulse Generator
The vertical and horizontal references to the decoder can be
from external VSYNC and HSYNC pulses, decoded from
TRS and TRS-ID words, or from the internal sync separator
which extracts the sync information from the digitized input
video.
The sync pulse generator (SPG) provides all the clock and
enable pulses required to synchronize the decoder operation
to the incoming video signal. These pulses are described
below, along with the microprocessor data required to
control them.
Internal Field and Line Numbering Scheme
The internal line numbering of the digital decoder differs
from the standard video line numbering as shown in the
following tables. The internal line numbers for a 3 line comb
advance the numbering by 1 line with respect to the input,
but are identical with respect to the internally one line
delayed decoded video.
Table 15. NTSC Field and Line Numbering
Table 16. PAL B,G,H,I Field and Line Numbering
Table 17. PAL M Field and Line Numbering
HSTBG (Burst gate)
*
The burst gate starts the 16 clock period average of the
demodulated burst envelope. The position of the burst gate is
programmed into a register as the number of clock periods
from the falling edge of sync to the burst envelope.
*
Signal is available over the microprocessor data bus.
HBLK (Horizontal Blanking Period)
*
The horizontal blanking period is LOW between the start of
SAV and the end of EAV. This signal is used in several
places:
a)
To clear the SYSPH offset when LOW, this is required
for correct operation of the subcarrier phase locked loop,
b)
To aid in the comb filter management,
c)
To remove the burst envelope on the demodulated UV
data,
d)
To remove the syncs on the BLUE and RED outputs.
BBLK (Vertical Burst Blanking Period)
The vertical burst blanking blanks the lines with no burst
from the burst phase locked loop. This signal is decoded from
the line ident, LID
4-0
, and is modified by the video standard
and the field count.
MBLK (Mixed Blanking)
This signal is used in the matrix to switch between the
sync scalar and the luma scalar. The MBLK signal is active
whenever HBLK is active or becomes active when VBLK
becomes active. MBLK is also active in PAL on line 310
when both VACT1 and FLD are HIGH and in NTSC and
PAL M on line 259 when VACT2 is HIGH and FLD is LOW.
FLD
*
The FLD is LOW for field 1 and HIGH for field 2.
LID
4-0
*
The line ID signals are used in the vertical comb filter
management to control the comb filter on the leading and
trailing lines of active video around the vertical blanking
period, to start and stop the VINDO operation, and in gener-
ating the vertical blanking and burst blanking periods.
VACT2
*
VACT2 is HIGH during the second half of all active lines.
GRABF
*
The GRABF signal goes HIGH when the internal field count
is equal to the programmed field number for the GRAB
operation. f a pixel grab is being, this signal is held HIGH to
not inhibit the GRABS signal on each line.
GRABL
*
The GRABL signal goes HIGH when the internal line count
is equal to the programmed line number for the GRAB
operation. If a pixel grab is being performed, this signal is
held HIGH to not inhibit the GRABS signal on each line.
GRABP
*
The GRABP signal goes HIGH when the internal pixel count
is equal to the programmed pixel number for the GRAB
operation.
DVSYNC and DHSYNC (Output Pins)
The DVSYNC and DHSYNC signals are active when GCR
2
is LOW. When GCR
2
is HIGH these signals are three stated.
Three line comb based decoders have an inherent line delay,
therefore the input VSYNC and HSYNC signals can not be
just delayed by a few registers and output as DVSYNC and
DHSYNC: they need to be delayed by one complete line. In
all other comb filter configurations the DVSYNC and
Standard
Field #
1 & 3
1 & 3
2 & 4
2 & 4
Standard
Line #
1 - 3
4 - 263
264 - 265
266 - 525
Internal
Field #
1 & 3
0 & 2
0 & 2
1 & 3
Internal Line
#
260 - 262
0 - 259
260 - 261
0 - 259
Standard
Field #
1 & 5
2 & 6
3 & 7
4 & 8
Standard
Line #
1 - 312
313 - 625
626 - 937
938 - 1250
Internal
Field #
0 & 4
1 & 5
2 & 6
3 & 7
Internal Line
#
0 - 311
0 - 312
0 - 311
0 - 312
Standard
Field #
1 & 5
2 & 6
3 & 7
4 & 8
Standard
Line #
1 - 262
263 - 525
1 - 262
263 - 525
Internal
Field #
0 & 2
1 & 3
0 & 2
1 & 3
Internal Line
#
0 - 261
0 - 262
0 - 261
0 - 262
相關(guān)PDF資料
PDF描述
TMC22052 8-Bit Digital Video Decoder(8位數(shù)字視頻譯碼器)
TMC22053 8-Bit Digital Video Decoder(8位數(shù)字視頻譯碼器)
TMC22152 8-Bit/10-Bit Digital Video Decoder(8位/10位數(shù)字視頻譯碼器)
TMC22153 8-Bit/10-Bit Digital Video Decoder(8位/10位數(shù)字視頻譯碼器)
TMC222 MotionControl Integrated Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMC22051 WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
TMC22051AKHC 功能描述:多媒體雜項(xiàng) RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube
TMC22052AKHC 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22053AKHC 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMC22053KHC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*