參數(shù)資料
型號(hào): TMC22051
廠商: RAYTHEON SEMICONDUCTOR
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: 8-Bit Digital Video Decoder(8位數(shù)字視頻譯碼器)
中文描述: COLOR SIGNAL DECODER
文件頁(yè)數(shù): 23/84頁(yè)
文件大?。?/td> 414K
代理商: TMC22051
PRODUCT SPECIFICATION
TMC22x5y
23
Control Register Definitions
(continued)
Comb Filter Control (0F)
7
6
5
4
3
2
1
0
Reserved
CAT
DCES
IPCF
YCCOMP
SYNC
Reg
0F
0F
Bit
7
6-5
Name
Reserved
CAT
Description
Reserved, set to zero.
Adaption threshold.
Fixes threshold at which different comb filters are selected.
0F
4
DCES
D1 C
B
C
R
error signal.
When set LOW for D1 chroma comb filters:
a) In 3 line comb filter architectures, the magnitude error between the component
data for that pixel selects the 3 line comb or adapts to a
2 line comb. On a “C
B
pixel” the error signal selected on pixel (x+4) is sent to
the XLUT with the magnitude difference between “C
R
pixels” on the same piar
of lines, but from pixel (x+3). Likewise on a “C
R
pixel” the error signal selected
on pixel (x+5) is sent to the XLUT with the magnitude difference between “C
B
pixels” on the same lines but from pixel (x+4).
b) In 2 line comb filters the magnitude differences between the same pair of lines
is always sent to the XLUT, On a “C
B
pixel” the error from the preceding “C
R
pixel” is used and on a “C
R
pixel” the preceding “C
B
pixel” would be used.
When set HIGH for D1 chroma filters:
This is used for 3 line comb filter architecture that are inhibited from adapting to 2
line comb filter architectures. The input to the XLUT is the magnitude error in C
R
between (0H & 1H) and (1H & 2H) on “C
R
pixels” and the magnitude error
between (0H & 1H) and (1H & 2H) on “C
B
pixels”.
Comb filter input select.
Selects primary inputs to the comb filter.
0F
3-2
IPCF
0F
1
YCCOMP
YC or Composite input select.
Selects YC inputs when HIGH and composite
inputs when LOW.
Sync processor select.
The syncs are obtained by a LPF when HIGH and by the
comb filter when LOW.
0F
0
SYNC
Sync Pulse Generator (10)
7
6
5
4
3
2
1
0
STS
7
STS
6
STS
5
STS
4
STS
3
STS
2
STS
1
STS
0
Reg
10
Bit
7-0
Name
STS
7-0
Description
Sync to sync 8 lsbs.
Bottom 8 bits of the number of pixels between sync
pulses.
0
0
1
1
0
1
0
1
5% of max error
15% of max error
25% of max error
50% of max error
IPCF
0 0
0 1
1 0
1 1
Function
Flat video
LPF output
HPF output
Reserved
相關(guān)PDF資料
PDF描述
TMC22052 8-Bit Digital Video Decoder(8位數(shù)字視頻譯碼器)
TMC22053 8-Bit Digital Video Decoder(8位數(shù)字視頻譯碼器)
TMC22152 8-Bit/10-Bit Digital Video Decoder(8位/10位數(shù)字視頻譯碼器)
TMC22153 8-Bit/10-Bit Digital Video Decoder(8位/10位數(shù)字視頻譯碼器)
TMC222 MotionControl Integrated Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMC22051 WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
TMC22051AKHC 功能描述:多媒體雜項(xiàng) RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube
TMC22052AKHC 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit
TMC22053AKHC 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMC22053KHC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: