參數(shù)資料
型號: TLV320DAC3101IRHBR
廠商: TEXAS INSTRUMENTS INC
元件分類: DAC
英文描述: DAC WITH PROGRAMMABLE PLL, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁數(shù): 52/100頁
文件大?。?/td> 1281K
代理商: TLV320DAC3101IRHBR
PLL _ CLKIN
512 kHz
20 MHz
P
PLL _ CLKIN
10 MHz
20 MHz
P
www.ti.com
SLAS666 – JANUARY 2010
The PLL can be turned on via page 0 / register 5, bit D7. The variable P can be programmed via page 0 /
register 5, bits D6–D4. The variable R can be programmed via page 0 / register 5, bits D3–D0. The
variable J can be programmed via page 0 / register 6, bits D5–D0. The variable D is 14 bits and is
programmed into two registers. The MSB portion can be programmed via page 0 / register 7, bits D5–D0,
and the LSB portion is programmed via page 0 / register 8, bits D7–D0. For proper update of the D divider
value, page 0 / register 7 must be programmed first, followed immediately by page 0 / register 8. Unless
the write to page 0 / register 8 is completed, the new value of D does not take effect.
When the PLL is enabled, the following conditions must be satisfied:
When the PLL is enabled and D = 0, the following conditions must be satisfied for PLL_CLKIN:
(7)
When the PLL is enabled and D
≠ 0, the following conditions must be satisfied for PLL_CLKIN:
(8)
The PLL can be powered up independently from the DAC block, and can also be used as a
general-purpose PLL by routing its output to the GPIO output. After powering up the PLL, PLL_CLK is
available typically after 10 ms.
The clocks for the codec and various signal processing blocks, CODEC_CLKIN, can be generated from
the MCLK input, BCLK input, GPIO input, or PLL_CLK (page 0 / register 4, bits D1–D0).
If CODEC_CLKIN is derived from the PLL, then the PLL must be powered up first and powered down last.
Table 5-29 lists several example cases of typical PLL_CLKIN rates and how to program the PLL to
achieve a sample rate, fS, of either 44.1 kHz or 48 kHz.
Table 5-29. PLL Example Configurations
PLL_CLKIN (MHz)
PLLP
PLLR
PLLJ
PLLD
MDAC
NDAC
DOSR
fS = 44.1 kHz
2.8224
1
3
10
0
3
5
128
5.6448
1
3
5
0
3
5
128
12
1
7
560
3
5
128
13
1
6
3504
6
3
104
16
1
5
2920
3
5
128
19.2
1
4
4100
3
5
128
48
4
1
7
560
3
5
128
fS = 48 kHz
2.048
1
3
14
0
7
2
128
3.072
1
4
7
0
7
2
128
4.096
1
3
7
0
7
2
128
6.144
1
2
7
0
7
2
128
8.192
1
4
3
0
4
128
12
1
7
1680
7
2
128
16
1
5
3760
7
2
128
19.2
1
4
4800
7
2
128
48
4
1
7
1680
7
2
128
Copyright 2010, Texas Instruments Incorporated
APPLICATION INFORMATION
55
Product Folder Link(s): TLV320DAC3101
相關(guān)PDF資料
PDF描述
TLV320DAC3120IRHBR SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3120IRHBT SERIAL INPUT LOADING, 24-BIT DAC, PQCC32
TLV320DAC3202IYZJR VOLUME CONTROL CIRCUIT, PBGA20
TLV320DAC3202IYZJT VOLUME CONTROL CIRCUIT, PBGA20
TLV320DAC32IRHBR SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320DAC3101IRHBT 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low-Pwr audio DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
TLV320DAC3120 制造商:TI 制造商全稱:Texas Instruments 功能描述:
TLV320DAC3120_10 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Mono Audio DAC With Embedded miniDSP and Mono Class-D Speaker Amplifier
TLV320DAC3120EVM-U 功能描述:音頻 IC 開發(fā)工具 TLV320DAC3120EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320DAC3120IRHBR 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Audio DAC w/ Audio Proc RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel