參數(shù)資料
型號(hào)： TLC320AD57C
廠商： Texas Instruments, Inc.
英文描述： Sigma-Delta Stereo Analog-to-Digital Converter
中文描述： Σ-Δ立體聲模擬數(shù)字轉(zhuǎn)換器
文件頁(yè)數(shù)： 7/21頁(yè)
文件大?。?/td> 133K
代理商： TLC320AD57C
1–3
1.5
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
DVSS
DigPD
19
I
Digital ground
10
I
Digital power-down mode. The digital power-down mode shuts down the digital
filters and clock generators. All digital outputs are brought to unasserted levels.
When DigPD is pulled low, normal operation of the device resumes.
Fsync
17
I/O
Frame synchronization. Fsync designates valid data from the ADC.
HPByp
7
I
High-pass filter bypass. When HPByp is high, the high-pass filter is bypassed. This
allows dc analog signal conversion.
INLM
2
I
Inverting input to left analog input amplifier
INLP
1
I
Noninverting input to left analog input amplifier
INRM
27
I
Inverting input to right analog input amplifier
INRP
28
I
Noninverting input to right analog input amplifier
LGND
25
I
Logic-power-supply ground for analog modulator
LRClk
14
I/O
Left/right clock. LRClk signifies whether the serial data is associated with the left
channel ADC (when high) or the right channel ADC (when low). LRClk is low when
DigPD is high.
MCLK
20
I
Master clock. MCLK derives all of the key logic signals of the sigma-delta audio
ADC. The nominal input frequency range is 18.432 MHz to 256 kHz.
MODE0–MODE2
8, 13,
22
I
Serial modes. MODE0–MODE2 configure this device for many different modes of
operation. The different configurations are:
Master versus slave
16 bit versus 18 bit
MSB first versus LSB first
Slave: Fsync controlled versus Fsync high
Each of these modes is described in the Serial Interface section with timing
diagrams.
MODE
MASTER/
MSB/LSB
0 1 2
SLAVE
BITS
0 0 0
slave
up to 18
0 0 1
slave
18
0 1 0
slave
up to 18
0 1 1
master
16
1 0 0
master
18
1 0 1
master
18
1 1 0
master
16
1 1 1
master
16
FIRST
MSB
LSB
MSB
MSB
MSB
LSB
MSB
LSB
OSFL, OSFR
9, 21
O
Over scale flag left/right. If the left/right channel analog input exceeds the full scale
input range for two consecutive conversions, OSFL and OSFR are set high for 4096
LRClk periods. OSFL and OSFR are low when DigPD is high.
SCLK
15
I/O
Shift clock. If SCLK is confirgured as an input, SCLK clocks serial data out of the
sigma-delta audio ADC. If SCLK is configured as an output, SCLK stops clocking
when DigPD is high.
TEST
11
I
Test mode. TEST should be low for normal operation.
REFI
3
I
Input voltage for modulator reference (normally connected to REFO, terminal 26).
REFO
26
I
Internal voltage reference
Vlogic
24
I
Logic power supply (5 V) for analog modulator
相關(guān)PDF資料
PDF描述
TLC320AD58(中文) Sigma-Delta Analog Interface Circuit(Sigma-Delta立體聲音頻ADC)
TLC320AD58C Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD75C 20-Bit Sigma-Delta Stereo ADA Circuit
TLC320AD77C 24-BIT 96 kHz STEREO AUDIO CODEC
TLC320AD80C Audio Processor Subsystem
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD57CDW 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD57CDWR 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD58 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD58C 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
TLC320AD58CDW 制造商:TI 制造商全稱:Texas Instruments 功能描述:Sigma-Delta Stereo Analog-to-Digital Converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*