- 您現在的位置：買賣IC網 > PDF目錄383991 > TE28F008S3-150 (INTEL CORP) BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT PDF資料下載
參數資料
| 型號： | TE28F008S3-150 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| 中文描述： | 1M X 8 FLASH 2.7V PROM, 150 ns, PDSO40 |
| 封裝： | 10 X 20 MM, TSOP-40 |
| 文件頁數： | 25/41頁 |
| 文件大?。?/td> | 703K |
| 代理商： | TE28F008S3-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
E
BYTE-WIDE SMART 3 FlashFile MEMORY FAMILY
25
PRELIMINARY
SR.7 =
0
1
Start
Write 60H,
Block/Device Address
Write 01H/F1H,
Block/Device Address
Full Status
Check if Desired
Set Lock-Bit Complete
FULL STATUS CHECK PROCEDURE
1
0
Read Status Register
Data (See Above)
1
0
Read Status
Register
V Range Error
1
0
Command Sequence
Error
SR.3 =
SR.4 =
SR.4,5 =
Set Lock-Bit Error
Bus
Operation
Command
Comments
Standby
Check SR.4,5
Both 1 = Command Sequence Error
Standby
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status
Register command in cases where multiple lock-bits are set before
full status is checked.
If error is detected, clear the Status Register before attempting retry
or other error recovery.
Check SR.4
1 = Set Lock-Bit Reset Error
Standby
Bus
Operation
Command
Comments
Write
Write
Set
Block/Master
Lock-Bit Setup
Read
Data = 60H
Addr = Block Address (Block),
Device Address (Master)
Check SR.7
1 = WSM Ready
0 = WSM Busy
Repeat for subsequent lock-bit set operations.
Full status check can be done after each lock-bit set operation or after
a sequence of lock-bit set operations.
Write FFH after the last lock-bit set operation to place device in
read array mode.
Status Register Data
Standby
Set
Block or Master
Lock-Bit Confirm
Data = 01H (Block),
F1H (Master)
Addr = Block Address (Block),
Device Address (Master)
Set Lock-Bit Successful
Standby
0
1
Device Protect Error
SR.1 =
Check SR.3
1 = V Error Detect
Check SR.1
1 = Device Protect Detect
RP# = V ,
(Set Master Lock-Bit Operation)
RP# = V , Master Lock-Bit Is Set
(Set Block Lock-Bit Operation)
Figure 11. Set Block and Master Lock-Bit Flowchart
相關PDF資料 |
PDF描述 |
|---|---|
| TE28F004S5-100 | BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| TE28F016S5-110 | BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| TE28F008S5-100 | BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| TE28F010-90 | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
| TE28F010-150 | 28F010 1024K (128K X 8) CMOS FLASH MEMORY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TE28F008S5-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SMART 5 FlashFile MEMORY FAMILY 4, 8, AND 16 MBIT |
| TE28F008SA-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:8-MBIT (1-MBIT x 8) FlashFileTM MEMORY |
| TE28F008SC-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:BYTE-WIDE SmartVoltage FlashFile⑩ MEMORY FAMILY 4, 8, AND 16 MBIT |
| TE28F010-120 | 制造商:Intel 功能描述: |
| TE28F010-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:28F010 1024K (128K X 8) CMOS FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復。