- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98159 > TAS5000PFBG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | TAS5000PFBG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | GREEN, TQFP-48 |
| 文件頁數(shù)： | 3/25頁 |
| 文件大?。?/td> | 108K |
| 代理商： | TAS5000PFBG4 |
2–1
2 Functional Description
2.1
Serial Audio Port
The serial audio port consists of a shift clock (SCLK pin), a left/right frame synchronization clock (LRCLK pin), and
a data input (SDIN pin). The serial audio port supports standard serial PCM formats (Fs = 44.1 kHz, 48 kHz, 88.2 kHz,
or 96 kHz) stereo. See section 2.8 for Serial Interface Formats.
2.2
System Clocks – Master Mode and Slave Mode
The TAS5000 allows multiple system clocking schemes. In this document, master mode indicates that the TAS5000
provides system clocks to other parts of the system (M_S=1). Audio system clocks of frequency 256Fs MCLK_OUT,
64 Fs SCLK, and Fs LRCLK are output from this device when it is configured in master mode. Slave mode indicates
that a system master other than the TAS5000 provides system clocks (LRCLK, SCLK, and MCLK_IN) to the TAS5000
(M_S = 0). The TAS5000 operates with LRCLK and SCLK synchronized to MCLK. TAS5000 does not require any
specific phase relationship between LRCLK and MCLK, but there must be synchronization. If the synchronization
between MCLK and LRCLK changes more than 10 MCLK periods during one sample period (LRCLK), the TAS5000
will initiate an internal reset. In the slave mode MCLK_OUT is driven low. Table 2–1 shows all the possible master
and slave modes.
2.3
Oscillator/Sampling Frequency
The sampling frequency is determined by the crystal (master mode) or master clock in (slave mode) which should
be either 11.2896 MHz (Fs = 44.1 kHz) or 12.288 MHz (Fs = 48 kHz). Twice the normal sampling frequency can be
selected by using the DBSPD pin which allows usage of Fs = 88.2 kHz or Fs = 96 kHz. In the double-speed slave
mode (DBSPD = 1, M_S = 0), the external clock input is either 22.5796 MHz (Fs = 88.2 kHz) or 24.576 MHz
(Fs = 96 kHz). Table 2–1 explains the proper clock selection.
2.4
Phase Locked Loop (PLL)/Clock Generation
A low jitter PLL is incorporated for internal use. Connections for the PLL external loop filter are provided as
PLL_FLT_RET and PLL_FLT_OUT. See Figure 5–1 for a suggested external loop filter. If the PLL loses lock, the error
status pin (ERR) will go low. Note that ERR can go low for other conditions as well. See section 2.7.7 Error Status
Reporting.
相關PDF資料 |
PDF描述 |
|---|---|
| TAS5001PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS5001IPFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS5001IPFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS5001PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS5001PFBRG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS5001 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5001 DIGITAL AUDIO PWM PROCESSOR |
| TAS5001_06 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER DIGITAL AUDIO PWM PROCESSOR |
| TAS5001-5122C2EVM | 功能描述:音頻 IC 開發(fā)工具 TAS5001-5122C2 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| TAS5001IPFB | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| TAS5001IPFBG4 | 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。