- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384946 > TAS3001C (Texas Instruments, Inc.) Stereo Audio Digital Equalizer PDF資料下載
參數(shù)資料
| 型號： | TAS3001C |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Stereo Audio Digital Equalizer |
| 中文描述： | 立體聲音頻數(shù)字均衡器 |
| 文件頁數(shù)： | 14/56頁 |
| 文件大小： | 417K |
| 代理商： | TAS3001C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
18
1.12 Pin Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
AVDD_PLL
AVSS_PLL
CAP_PLL
13
I
Analog power supply for the PLL
12
I
Analog ground for the PLL
C1 = 1500 pF // R1 = 27
+ C2 = 0.068
μ
F (recommended)
I2C address bit A0; low = 0, high = 1
I2C address bit A1; low = 0, high = 1
14
I
CS1
28
I
CS2
1
I
DVDD
DVSS
LRCLK
3
I
Digital power supply
2
I
Digital ground
I2S left/right clock sampling frequency (fs)
LRCLK generated from input MCLK (usually 256 fs) normally routed on PCB to pin 10
(LRCLK) as input fs sample clock.
Master clock (256 x fs)
10
I
LRCLKOUT
23
O
MCLK
9
I
NC
17, 18, 2022,
25, 26
Reserved No connection for normal operation
POWERDOWN
16
I
Powerdown input
RESET
19
I
Reset, high = normal operation, low = reinitialize the device
RESERVED
15, 27
Reserved digital ground for normal operation
Slave serial I2C clock
SCL
5
I/O
SCLK
11
I
Shift clock (bit clock)
SCLKOUT
24
O
SCLK generated from input MCLK (usually 256 fs) normally routed on PCB to pin 11 (SCLK)
as input 64 fs bit clock.
Slave serial I2C data
SDA
4
I/O
SDIN1
6
I
Serial audio data input one
SDIN2
7
I
Serial audio data input two
SDOUT
NOTE: Reset and other control functions require MCLK to be running. The system reset operation is a synchronous operation and requires a
minimum of four MCLK cycles to reset the device.
8
O
Serial audio data output
1.13 Ordering Information
TA
PACKAGE
SMALL OUTLINE (PW)
0
°
C to 70
°
C
TAS3001CPW
1.14 Power Supply
Digital supply voltage—DV
DD
, DV
SS
of 3.3 V
Analog supply voltage—AV
DD
PLL, AV
SS
PLL of 3.3 V
NOTE:
AV
DD
and AV
SS
for the PLL are derived from the digital supply and digital ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAS5015IPFB | TRUE DIGITAL AUDIO AMPLIFIER TAS5015 DIGITAL AUDIO PWM PROCESSOR |
| TAS5026APAG | Six-Channel Digital Audio PWM Processor |
| TAS5026APAGRG4 | Six-Channel Digital Audio PWM Processor |
| TAS5026 | Digital Audio PWM Processor |
| TAS5026CPAG | SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TAS3001CPW | 功能描述:音頻 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3001CPWG4 | 功能描述:音頻 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3001CPWR | 功能描述:音頻 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3001CPWRG4 | 功能描述:音頻 DSP Stero Audio Digital Equalizer RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| TAS3001EVM | 制造商:Texas Instruments 功能描述:TAS3001 EVALUATION BOARD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。