參數(shù)資料
型號(hào): T9000
廠商: Lineage Power
英文描述: ISDN Network Termination Node (NTN) Device(ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)器件)
中文描述: ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)(新界西)設(shè)備(ISDN網(wǎng)網(wǎng)絡(luò)終端節(jié)點(diǎn)器件)
文件頁(yè)數(shù): 85/126頁(yè)
文件大小: 1523K
代理商: T9000
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)當(dāng)前第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Lucent Technologies Inc.
85
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
11 GPIO Ports
Three general-purpose input/output ports are available
on the T9000 device with each port being 8 bits wide.
For any port, each signal may be individually config-
ured as an input or as an output by proper program-
ming of registers GPDIR[0:2]. On reset, all ports are
configured as inputs.
All GPIO signals have a weak pull-up resistor of
100 k
(nominal value). Unneeded GPIO signals
should be configured as inputs, and may be left uncon-
nected. If connected on the board, it is recommended
to be tied to V
DD
to avoid power consumption.
Registers GPD[0:2] contain the value on the GPIO pin.
For GPIO pins configured as inputs, the microcontroller
accesses the port value by reading its corresponding
GPD register. For GPIO pins configured as outputs, the
microcontroller writes the desired value into its corre-
sponding GPD register.
GPIO0.[3:0] and GPIO1.[3:0] pins, when configured as
inputs (see registers GPDIR0 and GPDIR1), may also
be configured as level-activated or transition-activated
external interrupt sources for the microcontroller (see
registers GPPOL and GPLEI). Any of these eight exter-
nal interrupt sources may be masked by proper pro-
gramming of register GPIE. On module reset, all
interrupts are disabled. GPIO interrupt register (GPIR)
is cleared when read by the microcontroller.
GPIO0.[3:0] and GPIO1.[3:0] pins, when configured as
inputs, present a Schmitt trigger buffer for better noise
immunity.
GPAF0 and GPAF1 registers define alternate functional
modes for some GPIO pins.
I
GPAF0[GPAF0.(7:6)] register bits, when set, override
GPDIR0 [DIR0.(7:6)] and configure GPIO0.[7:6] as
the PWM 1 output.
I
GPAF0[GPAF0.(5:4)] register bits, when set, override
GPDIR0[DIR0.(5:4)] and configure GPIO0.[5:4] as
PWM0 outputs.
I
GPAF1[GPAF1.(7:5)] register bits, when set, override
GPDIR[DIR1.(7:5)] and configure GPIO1.[7:5] as
input trigger sources for timers 2, 1, and 0 (for proper
timer operation, the microcontroller should also con-
figure the associated SFR register bit for each timer).
I
GPAF1[GPAF2.3] register bit, when set, overrides
the GPDIR2[DIR2.3] register bit and configures
GPIO2.3 as a SYNCO output from the dc/dc module
(see Section 13, dc/dc Control Generator).
I
GPAF1[GPAF2.2] register bit, when set, overrides
the GPDIR2[DIR2.2] register bit and configures
GPIO2.2 as the reference frame sync clock (FSC)
output as specified in Section 10, GCI+ Interface
Module.
I
GPAF1[GPAF2.1] register bit, when set, overrides
the GPDIR2[DIR2.1] register bit and configures
GPIO2.1 as the GCI bit clock (BCLK) output (as
specified in Section 10, GCI+ Interface Module).
I
GPAF1[GPRESET] provides a nonlatching software
reset of the GPIO module. It has the same effect as a
global reset or a global software reset.
I
DOCR[LT_NT] register bit, when set, ignores
GPDIR2[DIR2.6] and configures GPIO2.6 as the
input for 8 kHz master transmit clock (MTC) signal.
I
When the test pin (pin 43) is asserted, GPIO1.4 and
GPIO2.7 change their functions to USSP_E and
PTLB_S, respectively, as explained in Table 4.
All registers are read/write to allow read-modify-write
operations by the microcontroller. Transition activated
interrupt sources may be individually reset by writing a
1 to the associated bits of GPPOL register.
All GPIO port signals are TTL levels. Driving capability
is 6 mA for GPIO2.0 signal and 1 mA for all others.
Figure 20 summarizes features available for all GPIO
signals.
相關(guān)PDF資料
PDF描述
T90RIA10 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA40 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA60 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA80 MEDIUM POWER PHASE CONTROL THYRISTORS
T90RIA100 MEDIUM POWER PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T9001 功能描述:罩類、盒類及殼類產(chǎn)品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
T9006 功能描述:罩類、盒類及殼類產(chǎn)品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
T9007 功能描述:罩類、盒類及殼類產(chǎn)品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red
T9008 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12
T900BK 功能描述:罩類、盒類及殼類產(chǎn)品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級(jí): 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red