- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383877 > T9000 (Lineage Power) ISDN Network Termination Node (NTN) Device(ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)器件) PDF資料下載
參數(shù)資料
| 型號： | T9000 |
| 廠商： | Lineage Power |
| 英文描述： | ISDN Network Termination Node (NTN) Device(ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)器件) |
| 中文描述： | ISDN網(wǎng)絡(luò)終端節(jié)點(diǎn)（新界西）設(shè)備（ISDN網(wǎng)網(wǎng)絡(luò)終端節(jié)點(diǎn)器件） |
| 文件頁數(shù)： | 53/126頁 |
| 文件大?。?/td> | 1523K |
| 代理商： | T9000 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Lucent Technologies Inc.
53
Advance Data Sheet
April 2000
ISDN Network Termination Node (NTN) Device
T9000
9 HDLC with FIFO Module
(continued)
9.1 HDLC Transmitter
(continued)
9.1.1 HDLC Transmitter Initialization
(continued)
Interrupt register bit HIR[TUNDR] is asserted to indi-
cate that an underrun error has occurred during the
transmission of a frame. An underrun error occurs
when the transmitter has completed the transmission
of a user byte that is not the last of a packet and
detects that the transmitter FIFO is empty. In this case,
the frame is completed by inserting the abort pattern,
01111111.
5-7099F
Note: RPTR = read pointer, WPTR = write pointer.
Figure 9. HDLC Transmitter FIFO
9.2 HDLC Transmitter D-Channel Access
The HDLC transmitter accesses the upstream D chan-
nel using a priority mechanism (implemented via an
arbitration circuit) equivalent to that specified in the
ITU-I.430 standard for TEs on the S/T bus. The arbiter
automatically grants control to the HDLC module if one
of these conditions occurs:
I
S/T-interface is not fully active (no INFO 3 is being
received on the S/T-interface).
I
SCR0[FACT] register bit is set to 1.
I
DFR[FORCE_D] register bit is set to 1.
When none of the above conditions are true and INFO
3 is being received on the S/T-interface, the priority cir-
cuit determines when the HDLC module is granted
access to the upstream D channel. The arbiter will
grant access to the HDLC module when 8 or 9 (for pri-
ority class 1) or 10 or 11 (for priority class 2) consecu-
tive ones are received on the upstream S/T D channel.
The priority class is controlled via register bit
HTTH[PCLASS]. Within a priority class, the priority
level (i.e., 8/9 or 10/11) is automatically managed.
Once the packet has been transmitted, the HDLC mod-
ule releases control to the internal arbiter for a new
arbitration.
When the S/T-interface is active, the microcontroller
may force access to the upstream D channel to be
granted to the HDLC module by asserting register bit
DFR[FORCE_D]. Normally, the upstream (received) D-
channel bit (D bit) from the TEs is echoed downstream
in the E-bit position. When FORCE_D is asserted, the
inverted version of the D bit is echoed. This has the
effect of guaranteeing that all active TEs will cease
transmission (due to a collision error) and no new
transmissions will be initiated. In this way, upstream
access to the D channel is granted exclusively to the
local HDLC controller.
When the S/T-interface is disabled (SCR0[ST_E] = 0)
or in force activate mode (SCR0[FACT] = 1), the HDLC
transmitter will be granted immediate access to the
upstream D channel. If the HDLC module is granted
access to the D channel and does not have any data to
transmit, it will transmit the idle pattern determined by
HTCF[IDL]. For operation with TEs running the LAPD
protocol, HTCF[IDL] should be set to 1.
RPTR = 04h
P1-B0 (SAPI)
PI-B1 (TEI)
P1-B2
P1-B3
P1-B4
P1-B5
P1-B6
P1-B7
P1-LASTBYTE
P2-B0 (SAPI)
P2-B1 (TEI)
P2-B2
P2-B3
P2-B4
P2-B5
P2-B6
UDP #2
UDP #1
P2-B7
P2-LASTBYTE
P3-B0 (SAPI)
P3-B1 (TEI)
WPTR = 14h
HTSA = 30h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T90RIA10 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA40 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA60 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA80 | MEDIUM POWER PHASE CONTROL THYRISTORS |
| T90RIA100 | MEDIUM POWER PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T9001 | 功能描述:罩類、盒類及殼類產(chǎn)品 15x14x3-1/2(3.13cf) 1 Compartment RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| T9006 | 功能描述:罩類、盒類及殼類產(chǎn)品 15 x 14 x 3-1/2 (2.96cf) RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| T9007 | 功能描述:罩類、盒類及殼類產(chǎn)品 13 1/8 x 13 1/8 x 3" 6 COMPARTMENTS RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
| T9008 | 制造商:Nortools International Ltd 功能描述:HSS METRIC DIE SET,M3-M12 |
| T900BK | 功能描述:罩類、盒類及殼類產(chǎn)品 of Box Dividers Clear RoHS:否 制造商:Bud Industries 產(chǎn)品:Boxes 外部深度:6.35 mm 外部寬度:6.35 mm 外部高度:2.56 mm NEMA 額定值: IP 等級: 材料:Acrylonitrile Butadiene Styrene (ABS) 顏色:Red |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。