- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7690 (Lineage Power) 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口) PDF資料下載
參數(shù)資料
| 型號： | T7690 |
| 廠商： | Lineage Power |
| 英文描述： | 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口) |
| 中文描述： | 5.0V的四線接口的T1/E1（5.0V的T1/E1的四線接口） |
| 文件頁數(shù)： | 22/42頁 |
| 文件大?。?/td> | 726K |
| 代理商： | T7690 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
T7690 5.0 V T1/E1 Quad Line Interface
T7693 3.3 V T1/E1 Quad Line Interface
Data Sheet
May 1998
20
Lucent Technologies Inc.
Other Features
Powerdown (PWRDN)
Each line interface channel has an independent power-
down mode controlled by PWRDN (registers 6 to 9,
bit 0). This provides power savings for systems that use
backup channels. If PWRDN = 1, the corresponding
channel will be in a standby mode, consuming only a
small amount of power. It is recommended that the
alarm registers for the corresponding channel be
masked with MASK = 1 (registers 6 to 9, bit 1) during
powerdown mode. If a line interface channel in power-
down mode needs to be placed into service, the chan-
nel should be turned on (PWRDN = 0) approximately
5 ms before data is applied.
If a line interface channel will never be in service, the
V
DDA
and V
DDD
pins can be connected to the ground
plane, resulting in no power consumption.
RESET (
RESET
, SWRESET)
The device provides both a hardware reset (RESET;
pin 32) and a software reset (SWRESET; register 4,
bit 1) that are functionally equivalent. When the device
is in reset, all signal-path and alarm monitor states are
initialized to a known starting configuration. The status
registers and INT (pin 25) are also cleared. The writ-
able microprocessor interface registers are not affected
by reset, with the exception of bits in register 4 (see the
Global Control Register Overview (0100, 0101) sec-
tion). During a reset condition, data transmission will be
momentarily interrupted and the device will respond to
those register bits affected by the reset. On powerup of
the device, the software reset bit (register 4, bit 1) is not
initialized. It must be written to a
0
prior to writing the
other bits in register 4.
The reset condition is initiated by setting RESET = 0 or
SWRESET = 1 for a minimum of 10
μ
s. After leaving
the reset condition (with RESET = 1 or SWRESET = 0),
only the bits in register 4 need to be restored.
Loss of XCLK Reference Clock (LOXC)
The LOXC output (pin 31) is active when the XCLK ref-
erence clock (pin 29) is absent. The LOXC flag is
asserted between 150 ns and 700 ns after XCLK dis-
appears, and deasserts immediately after detecting the
first clock edge of XCLK.
During the LOXC alarm condition, the clock recovery
and jitter attenuator functions are automatically dis-
abled. Therefore, if CDR = 1 and/or JAR = 1, the RCLK,
RPD, RND, and DLOS outputs will be unknown. If
CDR = 0, there will be no effect on the receiver. If the
jitter attenuator is enabled in the transmit path (JAT = 1)
during this alarm condition, then LOTC = 1 will also be
indicated.
In-Circuit Testing and Driver 3-State (
ICT
)
The function of the ICT input (pin 33) is determined by
the ICTMODE bit (register 4, bit 3). If ICTMODE = 0
and ICT is activated (ICT = 0), then all output buffers
(TTIP, TRING, RCLK, RPD, RND, LOXC, RDY_DTACK,
INT, AD[7:0]) are placed in a high-impedance state. For
in-circuit testing, the RESET pin can be used to acti-
vate ICTMODE = 0 without having to write the bit. If
ICTMODE = 1 and ICT = 0, then only the TTIP and
TRING outputs of all channels will be placed in a high-
impedance state. The TTIP and TRING outputs have a
limiting high-impedance capability of approximately
8 k
.
相關PDF資料 |
PDF描述 |
|---|---|
| T7693 | 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口) |
| T7698 | Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) |
| T7705A | SUPPLY-VOLTAGE SUPERVISORS |
| T8100A | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機) |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| T-7690-FL | 制造商:Alcatel-Lucent 功能描述:PCM TRANSCEIVER, Quad, CEPT PCM-30/E-1, 100 Pin, Plastic, QFP |
| T77 | 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron |
| T7700 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family |
| T77000150 | 制造商:Assembly Value Added 功能描述: |
| T7705102CA | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。