- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7689 (Lineage Power) 5.0 V T1 Quad Line Interface(5.0 V T1四線接口) PDF資料下載
參數(shù)資料
| 型號： | T7689 |
| 廠商： | Lineage Power |
| 英文描述： | 5.0 V T1 Quad Line Interface(5.0 V T1四線接口) |
| 中文描述： | 5.0V的T1四線接口（5.0V的T1四線接口） |
| 文件頁數(shù)： | 26/38頁 |
| 文件大?。?/td> | 548K |
| 代理商： | T7689 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁
Data Sheet
May 1998
T7689 5.0 V T1 Quad Line Interface
26
Lucent Technologies Inc.
Microprocessor Interface
(continued)
I/O Timing
The I/O timing specifications for the microprocessor interface are given in Table 19. The microprocessor interface
pins use CMOS I/O levels. All outputs, except the address/data bus AD[7:0], are rated for a capacitive load of
50 pF. The AD[7:0] outputs are rated for a 100 pF load. The minimum read and write cycle time is 200 ns for all
device configurations.
The read and write timing diagrams for all four microprocessor interface modes are shown in Figures 4—11.
Table 19. Microprocessor Interface I/O Timing Specifications
Symbol
Configuration
Parameter
Setup
(ns)
(Min)
15
—
50
25
—
—
—
—
—
—
—
—
25
25
25
—
—
—
15
—
30
—
—
—
—
30
—
25
—
—
—
—
—
—
Hold
(ns)
(Min)
—
10
—
—
—
—
—
—
—
—
150
100
—
—
—
—
25
100
—
10
—
—
—
—
—
—
—
—
—
—
25
150
100
100
Delay
(ns)
(Max)
—
—
—
—
20
70
90
25
15
15
—
—
—
—
—
20
—
—
—
—
—
90
75
20
25
—
16
—
73
22
—
—
—
—
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
t14
t15
t16
t17
t18
t19
t20
t21
t22
t23
t24
t25
t26
t27
t28
t29
t30
t31
t32
t33
t34
Modes 1 & 2
Address Valid to
AS
Asserted (Read, Write)
AS
Asserted to Address Invalid (Read, Write)
AS
Asserted to
DS
Asserted
R/
W
High (Read) to
DS
Asserted
DS
Asserted (Read, Write) to
DTACK
Asserted
DTACK
Asserted to Data Valid (Read)
DS
Asserted (Read) to Data Valid
DS
Negated (Read, Write) to
AS
Negated
DS
Negated (Read) to Data Invalid
DS
Negated (Read) to
DTACK
Negated
AS
(Read, Write) Asserted Width
DS
(Read) Asserted Width
AS
Asserted to R/
W
Low (Write)
R/
W
Low (Write) to
DS
Asserted
Data Valid to
DS
Negated (Write)
DS
Negated to
DTACK
Negated (Write)
DS
Negated to Data Invalid (Write)
DS
(Write) Asserted Width
Address Valid to ALE Asserted Low (Read, Write)
ALE Asserted Low (Read, Write) to Address Invalid
ALE Asserted Low to
RD
Asserted (Read)
RD
Asserted (Read) to Data Valid
RD
Asserted (Read) to RDY Asserted
RD
Negated to Data Invalid (Read)
RD
Negated to RDY Negated (Read)
ALE Asserted Low to
WR
Asserted (Write)
CS
Asserted to RDY Asserted Low
Data Valid to
WR
Negated (Write)
WR
Asserted (Write) to RDY Asserted
WR
Negated to RDY Negated (Write)
WR
Negated to Data Invalid
ALE Asserted (Read, Write) Width
RD
Asserted (Read) Width
WR
Asserted (Write) Width
Modes 3 & 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7690 | 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口) |
| T7693 | 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口) |
| T7698 | Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) |
| T7705A | SUPPLY-VOLTAGE SUPERVISORS |
| T8100A | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)間段交換機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T-7689-FL | 制造商:Alcatel-Lucent 功能描述:DATACOM, PCM TRANSCEIVER, 100 Pin Plastic QFP |
| T-7689---FL-DB | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:LSI Corporation 功能描述: |
| T-7690-FL | 制造商:Alcatel-Lucent 功能描述:PCM TRANSCEIVER, Quad, CEPT PCM-30/E-1, 100 Pin, Plastic, QFP |
| T77 | 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron |
| T7700 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。