
32
Lucent Technologies Inc.
Data Sheet
February 1999
Codec Chip Set
T7531A/T7536 16-Channel Programmable
Software Interface
Table 18 lists the RAM data space for the DSP engine. Space for up to 16 channels is allocated. The total T7531A
RAM size is 2 Kwords, arranged as 2 x 1 Kbanks. Address bit 15 is used as a read/write flag (1 = read). The micro-
processor interface can read any address in the DSP engine RAM space.
Table 18. DSP Engine RAM Memory Map
1. The receive and transmit ac routine addresses are the only addresses that can address ROM code.
2. For time slots 1—15, the address shown is the first address. Refer to time slot 0 for range information.
Address Range
RAM Bank 0
0x0000
0x0001
1
0x0002
1
0x0003—0x003F
0x0040
2
0x0080
0x00C0
0x0100
0x0140
0x0180
0x01C0
0x0200
0x0240
0x0280
0x02C0
0x0300
0x0340
0x0380
0x03C0
RAM Bank 1
0x0400—0x040F
0x0410—0x0413
0x0414—0x0434
Memory Contents
Time-Slot Information Tables
(See page 17.)
Time-slot control word (time slot 0)
Receive ac routine address (time slot 0)
Transmit ac routine address (time slot 0)
Data storage (time slot 0)
Time slot 1 information table
Time slot 2 information table
Time slot 3 information table
Time slot 4 information table
Time slot 5 information table
Time slot 6 information table
Time slot 7 information table
Time slot 8 information table
Time slot 9 information table
Time slot 10 information table
Time slot 11 information table
Time slot 12 information table
Time slot 13 information table
Time slot 14 information table
Time slot 15 information table
ac Coefficient Reference Tables
(See page 16.)
Channel coefficient address table
Default coefficient address table
Reserved
ac Per-Channel Coefficients
(See page 16.)
Receive path relative gain (channel 0)
Data storage (channel 0)
Receive path absolute gain (channel 0)
Transmit path absolute gain (channel 0)
Balance filter coefficients (channel 0)
Data storage (channel 0)
Transmit path relative gain (channel 0)
Write by Microprocessor Interface
Y
Y
Y
Selected locations
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
As shown for time slot 0
N
N
N
0x0435
0x0436
0x0437
0x0438
Y
N
Y
Y
Y
N
Y
0x0439—0x0442
0x0443
0x0444