參數(shù)資料
型號： T7531A
廠商： Lineage Power
元件分類： Codec
英文描述： 16-Channel Programmable Codec Chip Set(十六通道可編程編解碼器芯片組)
中文描述： 16通道可編程解碼器芯片組（十六通道可編程編解碼器芯片組）
文件頁數(shù)： 18/44頁
文件大小： 772K
代理商： T7531A
18
Lucent Technologies Inc.
Data Sheet
February 1999
Codec Chip Set
T7531A/T7536 16-Channel Programmable
Chip Set Functional Description
(continued)
The Time-Slot Control Word
The DSP engine works in time-slot order. The TSA
function is performed by the decimator/interpolator.
The DSP engine is not required to reorder the data in
any way. The advantages of this approach are that the
group delay introduced by the TSA function is very
small, and the DSP code needed for context switching
is small. When the microprocessor assigns a time slot
via the TSA RAM, it also has to issue a new time-slot
control word (TCW) instruction to the DSP engine to
enable the time slot to link to the correct ac coefficients.
The TCW contains the information shown in Tables 5A
and 5B. The TCW is only looked at when a time slot is
inactive. The initial setup of the TCWs assumes chan-
nel-order time-slot assignment.
Operations Performed by the DSP Engine
at T7531A Start-Up
The DSP engine performs its start-up code after it has
been reset. All interrupts are disabled. First, the DSP
engine computes the checksum for its ROM and RAM
to verify their integrity. Next, the DSP engine walks
through each time-slot information table and sets the
data buffer and coefficient pointers. The DSP engine
RAM is set up for channel-order time-slot assignment,
i.e., table 0 points to channel_0 and so on. The start-up
settings for the Time-Slot Information Table (i.e., for
time slot 0) are shown in Table 6.
The first 16 locations of RAM bank 1 hold the channel
address table, where pointers to the start of the coeffi-
cient space for each channel are held. These pointers
are set up during the start-up routine. Pointers to the
three sets of default coefficients are also set up. The
DSP engine then walks through all 16 ac coefficient
tables and sets them to their initial values as shown in
the previous section. The RX and TX filter coefficients
(one set for all 16 lines) are taken from ROM and writ-
ten to their RAM locations.
The DSP engine takes about 3 ms to execute the start-
up code. At the end of the code, the interrupt system is
enabled and the DSP engine enters sleep mode.
Table 5A. Bit Maps for DSP Engine Time-Slot Control Word
Table 5B. Bit Map for Default Per-Board Coefficient Tables
Table 6. DSP Engine RAM Map for Time-Slot Information Table 0
Register Bit
0—3
4
5
6—7
Function
Channel Number
Go to Powerup
Modify Coefficients
Initial Value
channel_(time-slot number)
0
0
0
Use Default Per-Board Coefficient Tables
Bit 7
0
0
1
1
Bit 6
0
1
0
1
Mode
Do Not Select Default Tables
Default Table 1 Coefficient Set
Default Table 2 Coefficient Set
Default Table 2 Coefficient Set
Variable
tcw_0
rx_rtn_0
tx_rtn_0
data storage
Function
Initialized Address
See above
rpath_inactive
tpath_inactive
NA
Time-slot Control Word
Address of Receive ac Routine
Address of Transmit ac Routine
Reserved
相關(guān)PDF資料
PDF描述
T7570 Programmable PCM Codec with Hybrid-Balance Filter(帶混合平衡濾波器的可編程PCM編解碼器)
T7633 Dual T1/E1 3.3 V Short-Haul Terminator(雙T1/E1 3.3V短通信距離終端器)
T7688 5.0 V E1/CEPT Quad Line Interface(5.0 V E1/CEPT四線接口)
T7689 5.0 V T1 Quad Line Interface(5.0 V T1四線接口)
T7690 5.0 V T1/E1 Quad Line Interface(5.0 V T1/E1 四線接口)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7570 制造商:AGERE 制造商全稱:AGERE 功能描述:T7570 Programmable PCM Codec with Hybrid-Balance Filter
T-758 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:Transformer
T-759 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:SCHEMATIC DIAGRAM
T75A 制造商:EGS Appleton 功能描述:Exact Equal/ 1-5 Days
T75F-C 功能描述:非熱縮管和套管 SPIRAL WRAP 3/4 100’ RoHS:否 制造商:Panduit 產(chǎn)品:Cable Wraps 類型:Spiral 顏色:Black 材料:PP 內(nèi)徑:0.03 in 長度:100 ft
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*