- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385894 > SYM53C141 (LSI CORP) SCSI Bus Expander(SCSI總線擴(kuò)展器) PDF資料下載
參數(shù)資料
| 型號： | SYM53C141 |
| 廠商： | LSI CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SCSI Bus Expander(SCSI總線擴(kuò)展器) |
| 中文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP128 |
| 封裝： | PLASTIC, QFP-128 |
| 文件頁數(shù)： | 27/68頁 |
| 文件大小： | 630K |
| 代理商： | SYM53C141 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
Signal Descriptions
2-9
2.7.4 Reset (RST) Control
A_SRST/ and B_SRST
±
are also passed from the source to the load
bus. These reset signals are processed in the following steps.
1.
The input signal is blocked if it is already being driven by the
SYM53C141.
2.
The next stage is a leading edge filter. This ensures that the output
does not switch for a specified time after the leading edge. The
duration of the input signal then determines the duration of the
output.
3.
A parallel function ensures that bus (transmission line) recovery is
ensured for a specified time after the last signal deassertion on each
signal line.
2.7.5 Control/Data (C/D), Input/Output (I/O), Message (MSG) and
Attention (ATN) Controls
A_SCD/, A_SIO/, A_SMSG/, A_SATN/, B_SCD
±
, B_SIO
±
, B_SMSG
±,
and B_SATN
±
are control signals that have the following processing
steps:
1.
The input signal is blocked if it is being driven by the SYM53C141.
2.
The next stage is a leading edge filter. This ensures that the output
does not switch for a specified time after the leading edge. The
duration of the input signal determines the duration of the output.
3.
The final stage develops pull-up and pull-down controls for the SCSI
I/O logic, including 3-state controls for the pull-up.
4.
A parallel function ensures that bus (transmission line) recovery is for
a specified time after the last signal deassertion on each signal line.
2.7.6 Select (SEL) Control
A_SSEL/ and B_SSEL
±
are control signals used during bus arbitration
and selection. Whichever bus asserts SEL propagates it to the other
side. If both signals are asserted at the same time, the A-side receives
SEL and sends it to the B-side. The signal goes through the following
processing steps.
1.
The input signal is blocked if it is being driven by the SYM53C141.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SYM53C180 | Ultra3 SCSI Bus Expander(Ultra2 SCSI總線擴(kuò)展器) |
| SYM53C710 | 32-Bit SCSI I/O Processor(32位SCSI I/O處理器) |
| SYM53C770 | SCSI I/O Processor With Ultra SCSI(帶超級SCSI的SCSI I/O處理器) |
| SYM53C810A | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| SYM53C825A | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SYM53C400A | 制造商:SYMBIOS 功能描述: |
| SYM53C770 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。