參數(shù)資料
型號(hào)： STW5094ADT/LF
廠商： STMICROELECTRONICS
元件分類(lèi)： DAC
英文描述： SERIAL INPUT LOADING, 18-BIT DAC, PBGA36
封裝： 6 X 6 MM, 1.2 MM HEIGHT, TFBGA-36
文件頁(yè)數(shù)： 5/52頁(yè)
文件大小： 596K
代理商： STW5094ADT/LF
12/51
I2S-Mode Master (SPIM=0, MSM=1 and DSPM=0) this mode is functionally equivalent to I2S-mode Slave
(see Fig. 7 and 10) but the bit clock SCK and the left/right indicator LRCK signals are generated by the
device. SCK is generated with 16 periods per channel in case of 16bit data word and 32 periods per chan-
nel in case of 18bit to 24bit data word
DSP-Mode Slave (SPIM=0, MSM=0 and DSPM=1) in this mode the Au I
F starting from a frame sync
pulse on LRCK receives the Left and Right data one after the other (see Fig. 6 and 11). SCK is a free
running bit clock: between 2 successive frame sync pulse there can be any number of SCK periods from
the minimum necessary to transfer all the data bits up to the max. frequency limit specified for SCK. DSP-
mode is suited to interface with a Master Multi-Byte Serial Interface.
DSP-Mode Master (SPIM=0, MSM=1 and DSPM=1) this mode is functionally equivalent to DSP-mode
Slave but LRCK and SCK signals are generated by the device (see Fig. 8 and 12). SCK is generated with
32 periods per frame sync. in case of 16bit data word and 64 periods per frame sync. in case of 18bit to
24bit data word. DSP-mode Master is suited to interface with a Slave Multi-Byte Serial Interface.
SPI-Mode (SPIM=1 and DSPM=0) in this mode Left and Right data are received with separate data burst.
Every burst is identified with a low level on LRCK signal (see Fig. 9 and 13). There is no timing difference
between the Left and Right data burst: the two channels are identified by the fact that the first burst after
Audio mode power-up identifies the Left channel data and the second one is the Right channel data and
then Left and Right data repeat one after the other. SCK must have 16 periods per channel in case of 16bit
data word and 32 periods per channel in case of 18bit to 24bit data word. SPI-mode can only be Slave:
when SPIM=1 the values written on MSM is disregarded while DSPM must be set to 0.
In some of the above listed modes not all the combinations of the bits in CR16 are available or meaningful:
- In DSP-Mode MSB is always received first (bit ORD=0), data word justification and LRCK polarity
have no meaning.
- In SPI-mode the data word must be always left-justified (bit DIF=0) and non-delayed (bit FOR=1) and
LRCK polarity must be always set for Left=0 (INV=0).
The audio data sample rate (LRCK frequency) can be any value in the range 8kHz to 48kHz.
Left channel data are always received first.
The first 35 Data frames after power up are discarded while the interpolation filters data memory is
cleared.
2.14 LRCK & SCK generation in Master Mode
Setting MSM=1 and SPIM=0 in CR17 enables the internal generation of the frame synchronism clock
LRCK and of the serial bit clock SCK.
These clocks are obtained by variable division from the AMCK system clock. Given the AMCK frequency
(fAMCK), the desired sample rate frequency (fLRCK) is obtained by writing in CR2B the least significant byte
and in CR3B the most significant byte of the16bit integer result calculated with the following formula:
The precision of the obtained fLRCK is always better than
±1.7Hz.
The shape of LRCK waveform and the number of SCK periods for each LRCK period is set automatically
depending on the values of bit DSPM in CR17 and of CR16 content (see Fig. 7,8,10 and 12).
Since CR2B and CR3B are overlaid registers, In order to write the division factor N in CR2B and CR3B
the master mode must be selected in advance by setting MSM=1.
NOTE: LRCK and SCK are part of the Au I
F, but Master mode generation can also be used as Frame
Sync and Master clock in Voice Mode by connecting them to FS and MCLK (in this case a fixed clock on
AMCK is needed).
N = round(223(fLRCK
fAMCK))
相關(guān)PDF資料
PDF描述
STW5094AD/LF SERIAL INPUT LOADING, 18-BIT DAC, PBGA36
SU-1-B3 POWER TRANSFORMER, 1000 VA
SU-1/2-B2 POWER TRANSFORMER, 500 VA
SU-1/4-B1 POWER TRANSFORMER, 250 VA
SU-10-B8 POWER TRANSFORMER, 10000 VA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STW5094T 功能描述:音頻 DSP 14-Bit Linear CODEC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
STW5095 制造商:ST-Ericsson 功能描述:- Trays 制造商:STMicroelectronics 功能描述:AUD CODEC 1ADC / 1DAC 20-BIT 64TFBGA - Trays
STW5095/E01 功能描述:BOARD EVAL I2C/SPI STW5095 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
STW5095/M01 制造商:ST-Ericsson 功能描述:- Bulk
STW5095_07 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low-power asynchronous stereo audio Codec with integrated power amplifiers
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*