- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225250 > STW5094ADT/LF (STMICROELECTRONICS) SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 PDF資料下載
參數(shù)資料
| 型號： | STW5094ADT/LF |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 |
| 封裝： | 6 X 6 MM, 1.2 MM HEIGHT, TFBGA-36 |
| 文件頁數(shù)： | 14/52頁 |
| 文件大?。?/td> | 596K |
| 代理商： | STW5094ADT/LF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
20/51
Control Register CR15 Functions (Address: 0x0F)
* state at power on initialization
Control Register CR16 Functions (Address: 0x10)
(1) significant in 18
20 24 bit per word mode only
(2) Left Channel data is always received first.
(3) First bit delay, in 18
20 24 bit per word mode, is applied only if word is left justified.
*: state at power on initialization
7654
3210
Function
BE
BI
BZ(5:0)
0
1
Buzzer output disabled (set to 0)
*
Buzzer output enabled
0
1
Duty Cycle is intended as the relative width of logic 1
*
Duty cycle is intended as the relative width of logic 0
msb
lsb
Binary equivalent of the decimal number used to calculate the
duty cycle, using the formula:
Duty Cycle = BZ(5:0) x 0.78125%
7654
3210
Function
POL
ORD
DIF
INV
FOR
SCL
PREC(1:0)
0
1
AMCK Not Inverted
*
AMCK Inverted
0
1
Audio I/F data order, the MSB is received first (I2S)
*
Audio I/F data order, the LSB is received first
0
1
Audio I/F data alignment, the word is left justified (I2S)(1) *
Audio I/F data alignment, the word is right justified
(1)
0
1
LRCK polarity, when LRCK=0 Left data is received
(I2S) (2) *
LRCK polarity, when LRCK=1 Left data is received
(2)
0
1
Audio I/F format, I2S format (first bit is delayed)
(3) *
Audio I/F format, non delayed formats
0
1
SCK polarity, SDI and LRCK sampled on the rising edge
(I2S)
*
SCK polarity, SDI and LRCK sampled on the falling edge
0
1
0
1
0
1
Audio I/F data width 16 bit (32 SCK clocks per frame)
*
Audio I/F data width 18 bit (64 SCK clocks per frame)
Audio I/F data width 20 bit (64 SCK clocks per frame)
Audio I/F data width 24 bit (64 SCK clocks per frame)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STW5094AD/LF | SERIAL INPUT LOADING, 18-BIT DAC, PBGA36 |
| SU-1-B3 | POWER TRANSFORMER, 1000 VA |
| SU-1/2-B2 | POWER TRANSFORMER, 500 VA |
| SU-1/4-B1 | POWER TRANSFORMER, 250 VA |
| SU-10-B8 | POWER TRANSFORMER, 10000 VA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STW5094T | 功能描述:音頻 DSP 14-Bit Linear CODEC RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| STW5095 | 制造商:ST-Ericsson 功能描述:- Trays 制造商:STMicroelectronics 功能描述:AUD CODEC 1ADC / 1DAC 20-BIT 64TFBGA - Trays |
| STW5095/E01 | 功能描述:BOARD EVAL I2C/SPI STW5095 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| STW5095/M01 | 制造商:ST-Ericsson 功能描述:- Bulk |
| STW5095_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low-power asynchronous stereo audio Codec with integrated power amplifiers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。