- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382569 > STV9212 (意法半導(dǎo)體) Video Processor for CRT Monitors with PictureBooST PDF資料下載
參數(shù)資料
| 型號： | STV9212 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Video Processor for CRT Monitors with PictureBooST |
| 中文描述： | 視頻處理器PictureBooST的CRT顯示器 |
| 文件頁數(shù)： | 13/34頁 |
| 文件大?。?/td> | 335K |
| 代理商： | STV9212 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
13/34
STV9212
Functional Description
Even at 8V of V
CCP
, care must be taken at device application level to ensure operation without
signal top limitation.
2.8.1
Output Clamp
The DC position of video infra-black and video black levels at the video outputs must be fixed
regardless of video or OSD inset contents, especially in applications where the device’s output
infra-black level determines directly the infra-black level on the CRT cathodes (DC-coupled
applications). This fixing is achieved by means of a fully-integrated output clamp that brings the
output video infra-black level (video black level, in absence of the BLK pulse) to the level of a
variable reference (V
ib
) as shown in
Figure 13
. The V
ib
is described in detail in
Section 2.9 on
page 15
. The clamp circuit is driven by the Output Clamp Pulse (OCP). For correct operation, this
pulse must entirely fall into the VIP pulse if this is present (clamp of infra-black level) or onto the
video black part (clamp of black level). In the former case, the OCP generator is to be triggered with
the leading edge of the BLK pulse, in the latter case it must copy the ICP pulse. Refer to
Figure 3
for
the OCP generation block diagram.
Table 3
shows possible OCP timings. Although possible, the
OCP timings, triggered by the BLK trailing edge, are not shown as they have no practical use.
2.8.2
Bandwidth Control
Controlled via bits
BW[3:0]
, the output stage can limit the rise and fall time of the output signal. The
optimum choice for this adjustment is highly application dependent. Refer to
Section 4: Electrical
Specifications
for values and to
Section 6: Application Hints
for practical advice.
2.8.3
Output Buffer
The output buffer provides enough current so that external buffers are not required and the power
amplifier can interface directly to the device’s outputs.
Figure 13: Output Stage
BLKI
output stage
Video before
Output
Note: Identical for video channels 2 and 3.
OCP
OUT1
OCP
22
GND
V
Ref
V
ib
V
ib
VCCP
15
+
-
Infra-black Level
Clamp & Buffer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STV9306 | BUS CONTROLLED VERTICAL DEFLECTION SYSTEM WITH EAST/WEST CORRECTION OUTPUT CIRCUIT |
| STV9325 | Vertical Deflection Booster for 2.5-APPTV/Monitor Applications with 70-V Flyback Generator |
| STV9326 | Vertical Deflection Booster for 3-APPTV/Monitor Applications with 60-V Flyback Generator |
| STV9380A | Class-D Vertical Deflection Amplifier for 2.5 Amp TV and Monitor Applications |
| STV9428-STV9429 | HIGH SPEED MULTISYNCH ON-SCREEN DISPLAY FOR MONITOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STV9302 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:VERTICAL DEFLECTION OUTPUT FOR MONITOR / TV 2 App / 60 V WITH FLYBACK GENERATOR |
| STV9302A | 制造商:STMicroelectronics 功能描述:ST MICRO IC 7-PIN ZIP 264879 |
| STV9303 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PULSE DRIVEN VERTICAL BOOSTER |
| STV9303W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PULSE DRIVEN VERTICAL BOOSTER |
| STV9306 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:BUS CONTROLLED VERTICAL DEFLECTION SYSTEM WITH EAST/WEST CORRECTION OUTPUT CIRCUIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。