參數(shù)資料
型號(hào): ST7PLITE15F1B6
廠商: 意法半導(dǎo)體
英文描述: 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
中文描述: 8位單電壓閃存存儲(chǔ)器,數(shù)據(jù)EEPROM,模數(shù)轉(zhuǎn)換器,4定時(shí)器,微控制器的SPI
文件頁(yè)數(shù): 129/131頁(yè)
文件大?。?/td> 2046K
代理商: ST7PLITE15F1B6
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)當(dāng)前第129頁(yè)第130頁(yè)第131頁(yè)
ST7LITE1
129/131
17 REVISION HISTORY
Table 27. Revision History
Date
Revision
Description of Changes
July 03
1.3
Changed
section 3 on page 9
and
Figure 3
Added note on RC oscillator in
section 7 on page 23
(main features) and changed
section
7.1 on page 23
: removed reference to ST7LITE10 in RCCR table
Changed
Figure 12 on page 25
(CLKIN/2, OSC/2)
Added note in
section 7.4 on page 26
(external clock source paragraph)
Changed
section 13.3.1 on page 93
: f
CLKIN
instead of f
OSC
Added note in the description of OSC option bit and in
Table 23 on page 122
Revision number incremented from 1.3 to 2.0 due to Internal Document Management Sys-
tem change
Modified Caution to pin n°12 (SO20) or pin n°7 (DIP20) and added caution to PB0 and PB1
in
Table 1 on page 7
Changed Caution in
section 4.4 on page 13
Removed “optional” referring to VDD in
Figure 4 on page 13
In
section 4.5.1 on page 14
: Changed 1st sentence and Clarification of Flash read-out pro-
tection
Replaced CRSR register by SICSR register in
section 7.6.3 on page 32
Added note in
section 7.6.1 on page 29
Reset delay in
section 11.1.3 on page 51
changed to 30μs
MOD00 replaced by 0Ex in
Figure 36 on page 57
Added Note 2 related to Exit from Active Halt,
section 11.2.5 on page 59
Changed “Output Compare Mode” on page 57 and note 1 in
section 11.2.6 on page 60
Replaced FFh by FFFh in the description of OVF bit in
section 11.2.6 on page 60
Removed sentence relating to an effective change only after overflow for CK[1:0],
page 60
Replaced ICAP1 pin by LTIC Pin in
section 11.3.3.3 on page 66
Changed
section 11.4.2 on page 70
Changed
section 11.4.3.3 on page 73
Changed “An interrupt is generated if SPIE = 1 in the SPICSR register” to “An interrupt is
generated if SPIE = 1 in the SPICR register” in description of OVR and MODF bits in
section
11.4.8 on page 78
Added illegal opcode detection to page 1,
section 7.6 on page 29
,
section 12 on page 85
Removed references to “-40°C to +125°C” temperature range in
section 13 on page 91
Altered note 1 for
section 13.2.3 on page 92
removing references to RESET
Changed note 2 in
section 13.2.1 on page 92
Added one row in
section 13.2.2 on page 92
(PB0 and PB1)
Changed
section 13.3 on page 93
f
PLL
value of 1MHz quoted as Typical instead of a Minimum in
section 13.3.4.1 on page 95
In
section 13.4.1 on page 99
: Added note 5 and corrected f
CPU
in SLOW and SLOW WAIT
modes
Added data for Fcpu @ 1MHz into
Section 13.4.1 Supply Current
table.
Updated
Figure 61. Typical IDD in WAIT vs. fCPU
with correct data
Added V
DD
row in
section 13.6.3 on page 102
Changed
section 13.7 on page 103
Added caution to
Figure 65 on page 105
Added V
IL
min value and V
IH
max value in
section 13.8.1 on page 105
and in
section 13.9.1
on page 110
Modified
“Asynchronous RESET Pin” on page 110 (
Figure 82
and
Figure 83
)
Updated f
SCK
in
section 13.10.1 on page 112
to f
CPU
/4 and f
CPU
/2
Updated ADC accuracy table values on
page 115
Changed values in ADC Characteristics table on
page 117
Added note 4 and description relating to Total Percentage in Error and Amplifier Output Off-
set Variation to the ADC Characteristics subsection and table,
page 117
Added note 5 and description relating to Offset Variation in Temperature to ADC Character-
istics subsection and table,
page 117
Dec-2004
2.0
相關(guān)PDF資料
PDF描述
ST7PLITE19F1B6 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7FLITE10 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7FLITE10F1M6 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7FLITE15 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7FLITE15F1M6 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7PLITE19F1B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7PLITE20F2B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7PLITE20F2M6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7PLITE25F2B6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7PLITE25F2M6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI