參數(shù)資料
型號： ST7285C
廠商： 意法半導體
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000鐵路發(fā)展策略光盤，3K內存，ADC，兩個定時器，2個SPI，I2C和脊髓損傷接口
文件頁數(shù)： 72/117頁
文件大?。?/td> 748K
代理商： ST7285C
72/117
ST7285C
4.9 RDS G.B.S
4.9.1 Introduction
The main task of the GBS module is to acquire
Group and Block Synchronization of a received
RDS data steam, which is provided in a modified
shortened cyclic code.
In order to achieve synchronization, a syndrome is
calculated on every data clock pulse. Detection of
a valid syndrome is indicated by flag VSI with as-
sociated interrupt, while the corresponding block is
kept in BL(0:2). Starting in BIT_SYNC mode the
SW can use CNA zero count interrupt (CNA=1)
and VSI check for synchronization phase. If the
synchronization criteria is fulfilled, the SW can
switch to BLK_SYNC mode, setting counter CNA
to 26 and CNB to the current block code. The SW
maintains block synchronization easily by check-
ing VSI and ORD, which indicates a correct block
order.
An optional GRP_SYNC mode can be entered for
RDS standby operation using the appropriate
counter interrupt selection.
The combination of software triggered syndrome
calculation, a second 26-bit shift register and a 26-
bit quality register, allow highly flexible error cor-
rection by software.
Single quality errors, representing a 1 or 2 bit
RDSDAT error, are indicated by the SQE flag.
They can be corrected by SW with high security.
4.9.2 Features
– Hardware implemented decoding of RDS data
stream.
– Hardware triggered syndrome calculation with
every rising edge of RDSCLK.
– Storage of 26 RDS bits (1 block).
– Fast syndrome calculation
(within 2.4
μ
s at f
OSC
=8.664MHz).
– 5-bits RDS-counter CNA and 2-bit RDS-block
counter CNB.
– Selectable counter interrupt for BIT/BLOCK/
GROUP-SYNC mode.
– “Valid Syndrome” detection unit with interrupt
and block code output.
– Selectable MMBS Radio Paging option for block
E syndrome detection.
– “Valid Block Order” flag.
– Extended “error correction by software” support.
– Software triggered syndrome calculation.
– Parallel storage of 26 RDSDAT bits and 26
QUALITY bits for high flexibility.
– Single/Multiple quality-error flags.
Figure 34. Principles of Baseband Coding
BLOCK1
BLOCK2
BLOCK3
BLOCK4
GROUP = 4 BLOCKS = 104 BITS
m
15
m
14
m
13
m
12
m
11
m
10
m
9
m
8
m
7
m
6
m
5
m
4
m
3
m
2
m
1
m
0
c
9
’
c
8
’
c
7
’
c
6
’
c
5
’
c
4
’
c
3
’
c
2
’
c
1
’
c
0
’
BLOCK = 26BITS
INFORMATION WORD =16-BITS
CHECK WORD = 10-BITS
相關PDF資料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相關代理商/技術參數(shù)
參數(shù)描述
ST7-28B56 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*