- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385871 > ST7285C (意法半導(dǎo)體) 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES PDF資料下載
參數(shù)資料
| 型號： | ST7285C |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| 中文描述： | 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個定時器，2個SPI，I2C和脊髓損傷接口 |
| 文件頁數(shù)： | 52/117頁 |
| 文件大?。?/td> | 748K |
| 代理商： | ST7285C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
52/117
ST7285C
SERIAL PERIPHERAL INTERFACE
(Cont’d)
The second collision mode is defined by the CPHA
control bit being set. With the CPHA bit set, the
Slave device will be receiving a clock (SCK) edge
prior to the latch of the first data transfer. This first
clock edge will freeze the data in the Slave device
I/O register and allow the msb on to the external
MISO pin of the Slave device. A logic low state on
the SS pin enables the Slave device, however,
data is not output on the MISO pin until the first
edge of the data transfer clock. The WCOL bit will
only be set if the I/O register is accessed while a
transfer is taking place. In this second collision
mode, a Master device can hold a Slave device’s
SS pin low during the transfer of several bytes of
data without this causing any problems.
Unlike other SPI interfaces, there is no special
case of collision which remains undetected by
the WCOL bits. The WCOL bit is TOTALLY reli-
able with regard to collision detection.
Since theSlave device is operating asynchronous-
ly with the Master device, the WCOL bit may be
used as an indicator of a collision occurence. This
helps alleviate the user from a strict real-time pro-
gramming effort. The WCOL is cleared on Reset.
Bit-4 =
MODF
Mode Fault flag
The function of the mode fault flag is defined for
the Master mode (device). If the device is a Slave
device the MODF bit will be prevented from tog-
gling from reset to set; however, this does not pre-
vent the device from being in the Slave mode with
the MODF bit set.
The MODF bit is normally reset, and is set only
when the Master device has itsSS pin pulled low.
Toggling the MODF bit to the set state affects the
internal Serial Peripheral Interface (SPI) system in
the following ways:
a) MODF is set and SPI interrupt is generated if
SPIE is set.
b) The SPE bit is forced to a reset state. This
blocks all output from the device and disables the
SPI system.
c) The MSTR bit is forced to a reset state, thus
forcing the device into the Slave mode.
Clearing the MODF is accomplished by a software
sequence which accesses the Serial Peripheral
Status Register while MODF is set, followed by a
write to the Serial Peripheral Control Register.
To avoid multiple Slave conflicts in a system com-
prising several MCUs, theSS pin must be pulled
high during the clearing sequence of MODF. Con-
trol bits SPE and MSTR may be restored to their
original set state during this clearing sequence, or
after the MODF bit has been cleared. Hardware
does not allow the user to set the SPE and MSTR
bits while MODF is set, unless this occurs during
the proper clearing sequence. The MODF flag bit
indicates the possible occurrence of a Multimaster
conflict for system control, and allows proper exit
from normal system operation to Reset or to a de-
fault system state. The MODF bit is cleared on Re-
set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST72T85A5Q6 | 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES |
| ST730C08L3 | PHASE CONTROL THYRISTORS |
| ST730C08L3L | PHASE CONTROL THYRISTORS |
| ST730C12L0 | PHASE CONTROL THYRISTORS |
| ST730C12L0L | PHASE CONTROL THYRISTORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST7-28B56 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST72A | 制造商:DGS 功能描述: |
| ST72C104G1B6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ST72C104G1M1 | 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk |
| ST72C104G1M6 | 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。