- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98143 > ST40RA150XH6 (STMICROELECTRONICS) 32-BIT, 150 MHz, RISC PROCESSOR, PBGA372 PDF資料下載
參數(shù)資料
| 型號(hào)： | ST40RA150XH6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 150 MHz, RISC PROCESSOR, PBGA372 |
| 封裝： | 27 X 27 MM, BGA-372 |
| 文件頁數(shù)： | 81/90頁 |
| 文件大?。?/td> | 672K |
| 代理商： | ST40RA150XH6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當(dāng)前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
82/88
ST40RA166
B Implementation restrictions
B
Implementation restrictions
B.1
ST40 CPU
B.1.1
tas.b
The atomicity of the tas.b instruction is only guaranteed for processes executing on the ST40 CPU
core and should not be used to implement intermodule or interchip semaphores. Either use the
mailbox functionality or an appropriate software algorithm for such semaphores.
B.1.2
Store queue power-down
The store queue is considered part of the general CPU and independent power-down of this block
is not implemented.
B.1.3
UBC power-down
The UBC is considered part of the general CPU and independent power-down of this block is not
implemented.
B.1.4
System standby
To enter and leave standby it is necessary for the CPU to power down the system including memory
devices and then to enter standby by executing a sleep instruction. On leaving sleep and standby, it
may be necessary for the CPU to power itself up and subsequently power up the system and its
memory devices.
During the power-down and power-up sequences the main memory devices are not available. The
CPU therefore preloads the appropriate code into the cache as part of the power sequencing.
B.2
PCI
B.2.1
Clocking
PCI internal clock loopback is not implemented. To use the internal PCI clock, the pads
PCICLOCKOUT
and PCICLOCKIN are connected to loopback the clock generator. Alternatively an
external clock source may be used.
B.2.2
Type 2 configuration accesses
Configuration space accesses to devices across a PCI bridge are implemented as type 2
operations on the PCI bus. In this implementation such accesses must be broken into a sequence of
byte operations. For example, access to a 32-bit register is through four single byte operations.
B.2.3
Software visible changes between STB1HC7 and ST40RA166H8D
PCI PLL reprogramming required for H7 parts is no longer required for H8.
The PCI PLL register is renamed from PLLPCICR to CLKGENA.PLL2CR.
The register implementation for PCI MBAR mappings has changed between the STB1HC7 and
ST40RA166H8D implementations and software device drivers should reflect this.
B.2.4
Error behavior
The implementation of local (PCI register) error handling is not fully implemented.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST40RA200XH6E | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA372 |
| ST52510F3M6 | MICROCONTROLLER, PDSO20 |
| ST52E430B/D | 8-BIT, UVPROM, 20 MHz, MICROCONTROLLER, CDIP32 |
| ST52F510F1M6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20 |
| ST52F510G0B6 | 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST40RA150XHA | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32-bit Embedded SuperH Device |
| ST40RA166 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:32-BIT EMBEDDED SUPERH MICROPROCESSOR |
| ST40RA166XH1 | 制造商:STMicroelectronics 功能描述: |
| ST40RA166XH6 | 制造商:STMicroelectronics 功能描述:32-BIT SUPERH CPU - Trays |
| ST40RA166XH6/TR | 制造商:STMicroelectronics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。