參數(shù)資料
型號(hào)： ST40RA150XH6
廠商： STMICROELECTRONICS
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-BIT, 150 MHz, RISC PROCESSOR, PBGA372
封裝： 27 X 27 MM, BGA-372
文件頁(yè)數(shù)： 29/90頁(yè)
文件大小： 672K
代理商： ST40RA150XH6
5 Clock generation
ST40RA166
35/88
1
The phase comparator must operate between 1 MHz and 2 MHz, so choose M = 22 (for
1.5 MHz operation).
2
The VCO needs to run between 200 MHz and 622 MHz. It could be run at 300 MHz directly
(which takes a little less current), or at 600 MHz then divide by 2 to ensure an exact 50% duty
cycle. In this example 600 MHz is chosen so N = 200.
3
The postdivider then needs to be a divide by 2. This is programmed in powers of 2, so P = 1.
The P divider changes value without glitching of the output clock.
5.4.2
Changing clock frequency
The clock frequencies are changed in two ways.
q
Change the core PLL frequencies.
The PLL must be stopped, the control register reconfigured with the new settings, and the PLL
restarted at the new frequency.
q
Change the frequency division ratio of the clock domains.
The control registers are changed dynamically and the new frequencies are effective
immediately.
5.4.3
Changing the core PLL frequencies
This procedure applies to either CLOCKGENA or CLOCKGENB and to PLL1 or PLL2.
1
Stop the PLL. The CLOCKGENA.PLL1CR2.STBPLLENSEL register selects whether the PLL is
enabled by the CLOCKGENA.PLL1CR2.STBPLLEN or the CPG.FRQCR.PLL1EN register.
2
Reconfigure the PLL. Set the CLOCKGENA.PLL1CR1 register to one of the supported
configurations on the datasheet.
3
Restart the PLL, following the procedure described in the
ST40 System Architecture Volume 1:
System.
5.4.4
Changing the frequency division ratio
The frequency division ratio is selected by changing the CPG.FRQCR register for PLL1 or the
CLOCKGENA
.PLL2_MUXCR register for PLL2. This change is immediately effective.
5.5
Power management
The power management unit (PMU) is responsible for clock startup and shutdown for each of the
on-chip modules. Power is conserved by powering down those modules which are not in use, or
even the CPU itself.
The PMU is operated using three banks of registers as follows:
q
CPG
: controls the power-down mode of the CPU and the power-down states of the legacy
on-chip peripherals,
q
CLOCKGENA
and CLOCKGENB: control the power-down states of the other on-chip peripherals.
5.5.1
CPU low-power modes
The CPU can be put into sleep or standby modes. In sleep mode the CPU is halted while the
on-chip peripherals continue to operate. In standby mode all the on-chip peripherals are stopped
along with the CPU. In addition, the on-chip peripherals can be independently stopped.
相關(guān)PDF資料
PDF描述
ST40RA200XH6E 32-BIT, 200 MHz, RISC PROCESSOR, PBGA372
ST52510F3M6 MICROCONTROLLER, PDSO20
ST52E430B/D 8-BIT, UVPROM, 20 MHz, MICROCONTROLLER, CDIP32
ST52F510F1M6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDSO20
ST52F510G0B6 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST40RA150XHA 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-bit Embedded SuperH Device
ST40RA166 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-BIT EMBEDDED SUPERH MICROPROCESSOR
ST40RA166XH1 制造商:STMicroelectronics 功能描述:
ST40RA166XH6 制造商:STMicroelectronics 功能描述:32-BIT SUPERH CPU - Trays
ST40RA166XH6/TR 制造商:STMicroelectronics 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*