參數(shù)資料
型號(hào): ST20GP6
英文描述: MAX 7000 CPLD 256 MC 208-RQFP
中文描述: GPS處理器
文件頁數(shù): 73/116頁
文件大?。?/td> 1107K
代理商: ST20GP6
ST20-GP1
73/116
Eight or nine bit data transfer, parity generation, and the number of stop bits are programmable.
Parity, framing, and overrun error detection is provided to increase the reliability of data transfers.
Transmission and reception of data is double-buffered. For multiprocessor communication, a
mechanism to distinguish address from data bytes is included. Testing is supported by a loop-back
option. A 16-bit baud rate generator provides the ASC with a separate serial clock signal.
13.1 Asynchronous serial controller operation
The operating mode of the serial channel ASC is controlled by the control register (
ASCControl
).
This register contains control bits for mode and error check selection, and status flags for error
identification.
A transmission is started by writing to the transmit buffer register (
ASCTxBuffer
), see Table 13.3.
Data transmission is double-buffered, therefore a new character may be written to the transmit
buffer register, before the transmission of the previous character is complete. This allows
characters to be sent back-to-back without gaps.
Data reception is enabled by the receiver enable bit (
RxEnable
) in the
ASCControl
register. After
reception of a character has been completed the received data, and received parity bit if selected,
can be read from the receive buffer register (
ASCRxBuffer
), refer to Table 13.4.
Data reception is double-buffered, so the reception of a second character may begin before the
previously received character has been read out of the receive buffer register. The overrun error
status flag (
OverrunError
) in the status register (
ASCStatus
), see Table 13.7, will be set when the
receive buffer register has not been read by the time reception of a second character is complete.
The previously received character in the receive buffer is overwritten, and the
ASCStatus
register
is updated to reflect the reception of the new character.
The loop-back option (selected by the
LoopBack
bit) internally connects the output of the
transmitter shift register to the input of the receiver shift register. This may be used to test serial
communication routines at an early stage without having to provide an external network.
13.1.1 Data frames
Data frames are selected by the setting of the
Mode
bit field in the
ASCControl
register, see Table
13.5.
8-bit data frames
8-bit data frames consist of:
eight data bits
D0-7
;
seven data bits
D0-6
plus an automatically generated parity bit.
Parity may be odd or even, depending on the
ParityOdd
bit in the
ASCControl
register. An even
parity bit will be set, if the modulo-2-sum of the seven data bits is 1. An odd parity bit will be cleared
in this case. The parity error flag (
ParityError
) will be set if a wrong parity bit is received. The parity
bit itself will be stored in bit 7 of the
ASCRxBuffer
register.
相關(guān)PDF資料
PDF描述
ST25C02AB1 IC FLEX 6000 FPGA 16K 144-TQFP
ST25C02AB6 Stratix FPGA 25K FBGA-672
ST25C02AM1 IC ACEX 1K FPGA 100K 208-PQFP
ST25C02AM6 Cyclone II FPGA 20K FBGA-256
ST25C04ML1 IC FLEX 6000 FPGA 24K 144-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST20-GP6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6CT33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6CX33S 功能描述:射頻無線雜項(xiàng) GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
ST20GP6CX33STR 功能描述:射頻無線雜項(xiàng) GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
ST20GP6X33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR