- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383838 > ST20GP6 MAX 7000 CPLD 256 MC 208-RQFP PDF資料下載
參數(shù)資料
| 型號： | ST20GP6 |
| 英文描述： | MAX 7000 CPLD 256 MC 208-RQFP |
| 中文描述： | GPS處理器 |
| 文件頁數(shù)： | 56/116頁 |
| 文件大?。?/td> | 1107K |
| 代理商： | ST20GP6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
ST20-GP1
56/116
in the following two cases:
The previous access was a read and the pending one is a write. The write access will not
start until the programmed number of
BusReleaseTime
cycles have elapsed.
The previous access was to a different bank to the pending access (bank switch). One
cycle is always inserted between accesses to different banks. Note that, if the first condition
is also true, further cycles may be inserted to account for
BusReleaseTime
.
The first case may be optimized slightly by making use of the
DataDriveDelay
configuration
register parameter, see Table 9.4. When this is used, the programmed
BusReleaseTime
may be
smaller, reducing the number of dead cycles, see Figure 9.4.
Figure 9.4 Use of DataDriveDelay parameter
Note, if
DataDriveDelay
is used, it must be used for all banks. If this rule is not adhered to, bus
contention may occur on bank switches. For example, consider case 2 in Figure 9.4 above. If the
BusReleaseTime
coincides with the dead cycle inserted due to a bank switch, contention will
occur unless
DataDriveDelay
is programmed in the same way as if no bank switch had occurred.
9.4
MemWait
When enabled (see Table 9.4),
MemWait
is sampled at the midpoint of accesses which are
configured to be four cycles or greater. If the duration of the external access is not an even number
of cycles (i.e. the
AccessDuration
bit field in the
EMIConfigData
register, see Table 9.4, is an odd
number),
MemWait
is sampled on the internal rising clock edge just after the midpoint of the
access.
Once a high has been sampled, the access is stalled.
MemWait
suspends the state of the EMI in
the cycle after it is sampled high. The state remains suspended until
MemWait
is sampled low. Any
strobe edges scheduled to occur in the cycle after
MemWait
is sampled will not occur. Strobe
edges scheduled to occur on the same edge as
MemWait
is sampled are not affected. Figure 9.5
and Figure 9.6 show the extension of the external memory cycle and the delaying of strobe
Read
Write
BusRelease
time
Case 1.
DataDriveDelay
set
to zero. All dead time taken up
by
BusReleaseTime
.
Read
Write
BusRelease
time
DataDriveDelay
Case 2.
DataDriveDelay
used
to absorb some
BusReleaseTime
. Dead time
may be reduced.
Read data
Read data
Write data
Write data
相關PDF資料 |
PDF描述 |
|---|---|
| ST25C02AB1 | IC FLEX 6000 FPGA 16K 144-TQFP |
| ST25C02AB6 | Stratix FPGA 25K FBGA-672 |
| ST25C02AM1 | IC ACEX 1K FPGA 100K 208-PQFP |
| ST25C02AM6 | Cyclone II FPGA 20K FBGA-256 |
| ST25C04ML1 | IC FLEX 6000 FPGA 24K 144-TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST20-GP6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6CT33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6CX33S | 功能描述:射頻無線雜項 GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| ST20GP6CX33STR | 功能描述:射頻無線雜項 GPS Processor RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| ST20GP6X33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。