參數(shù)資料
型號(hào): ST20Cx
廠商: 意法半導(dǎo)體
英文描述: Instruction Set Reference Manual
中文描述: 指令集參考手冊(cè)
文件頁(yè)數(shù): 2/212頁(yè)
文件大?。?/td> 647K
代理商: ST20CX
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)
10/212
word[
address]references a 32-bit word in memory
For all of these, the state of the machine referenced is that
before the instruction if the
function is used without a prime (e.g. word[]), and that
after the instruction if the
function is used with a prime (e.g. word
′[]).
For example, writing a value given by an expression,
expr, to the word in memory at
address
addr is represented by:
word
′[addr] ← expr
and reading a word from a memory location is achieved by:
Areg
′← word[addr]
Writing to memory in any of these ways will update the contents of memory, and these
updates will be consistently visible to the other representations of the memory, e.g.
writing a byte at address 0 will modify the least significant byte of the word at address
0.
Reading and writing in this way cannot be used to access on-chip peripherals.
Reading or writing to memory addresses between
PeripheralStart and PeripheralEnd
will have undefined effects.
Data alignment
Each of these data items have restrictions on their alignment in memory. Byte values
can be accessed at any byte address, i.e. they are byte aligned. 16-bit objects can
only be accessed at even byte addresses, i.e. the least significant bit of the address
must be 0. 32-bit and 64-bit objects must be word aligned, i.e. the 2 least significant
bits of the address must be zero.
Address calculation
An address identifies a par ticular byte in memory. Addresses are frequently calculated
from a base address and an offset. For different instructions the offset may be given in
units of bytes, words or double words depending on the data type being accessed. In
order to calculate the address of the data, the offset must be converted to a byte offset
before being added to the base address. This is done by multiplying the offset by the
number of bytes in the particular units being used. So, for example, a word offset is
converted to a byte offset by multiplying it by the number of bytes in a word (4 in the
case of the ST20).
As there are many accesses to memory at word offsets, a shorthand notation is used
to represent the calculation of a word address. The notation
register @ x is used to
represent an address which is offset by
x words (4x bytes) from register. For example,
in the specification of
load non-local there is:
Areg
′← word[Areg @ n]
Here, Areg is loaded with the contents of the word that is n words from the address
pointed to by Areg (i.e. Areg
+ 4n).
In all cases, if the given base address has the correct alignment then any offset used
will also give a correctly aligned address.
相關(guān)PDF資料
PDF描述
ST223C04CCP0L 745 A, 400 V, SCR, TO-200AB
ST223C04CCP0 745 A, 400 V, SCR, TO-200AB
ST223C04CCP1L 745 A, 400 V, SCR, TO-200AB
ST223C04CCP1 745 A, 400 V, SCR, TO-200AB
ST223C04CCP2L 745 A, 400 V, SCR, TO-200AB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST20GP1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GPS PROCESSOR
ST20-GP1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP1X33S 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GPS PROCESSOR
ST20-GP6 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR