參數(shù)資料
型號: SST55LC100M-45-C-BWE
元件分類: 存儲控制器/管理單元
英文描述: IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA84
封裝: 9 X 9 MM, ROHS COMPLIANT, TFBGA-84
文件頁數(shù): 20/75頁
文件大小: 1040K
代理商: SST55LC100M-45-C-BWE
Advance Information
CompactFlash Card Controller
SST55LC100M
2006 Silicon Storage Technology, Inc.
S71316-00-000
3/06
27
9.1.4 True IDE Mode Addressing
When the CompactFlash card is configured in the True IDE mode, the I/O decoding is as follows:
9.1.5 CF-ATA Registers
The following section describes the hardware registers used by the host software to issue commands to the Com-
pactFlash device. These registers are often collectively referred to as the “task file.”
Note: In accordance with the PCMCIA specification: each of the registers below which is located at an odd offset
address may be accessed at its normal address and also the corresponding even address (normal address
-1) using data bus lines (D15-D8) when CE1# is high and CE2# is low unless IOIS16# is high (not asserted)
and an I/O cycle is being performed.
9.1.5.1 Data Register (Address - 1F0H[170H];Offset 0,8,9)
The Data register is a 16 bit register, and it is used to transfer data blocks between the CompactFlash card data
buffer and the Host. This register overlaps the Error register. The table below describes the combinations of data
register access and is provided to assist in understanding the overlapped Data register and Error/Feature register
rather than to attempt to define general PCMCIA word and byte access modes and operations. See the PCMCIA
PC Card Standard Release 2.0 for definitions of the Card Accessing Modes for I/O and Memory cycles.
Note: Because of the overlapped registers, access to the 1F1H, 171H or offset 1 are not defined for word (CE2#=0
and CE1#=0) operations. These accesses are treated as accesses to the Word Data register. The dupli-
cated registers at offsets 8, 9 and DH have no restrictions on the operations that can be performed by the
socket.
TABLE
9-5:True IDE Mode I/O Decoding
CE2#
CE1#
A2
A1
A0
IORD#=0
IOWR#=0
1
0
RD Data
WR Data
1
0
1
Error register
Features
1
0
1
0
Sector Count
1
0
1
Sector No.
1
0
1
0
Cylinder Low
1
0
1
0
1
Cylinder High
1
0
1
0
Select Card/Head
1
0
1
Status
Command
0
1
0
Alt Status
Device Control
T9-5.0 1316
Data Register
CE2#
CE1#
A0
Offset
Data Bus
Word Data Register
0
X
0,8,9
D15-D0
Even Data Register
1
0
0,8
D7-D0
Odd Data Register
1
0
1
9
D7-D0
Odd Data Register
0
1
X
8,9
D15-D8
Error / Feature Register
1
0
1
1, DH
D7-D0
Error / Feature Register
0
1
X
1
D15-D8
Error / Feature Register
0
X
DH
D15-D8
相關(guān)PDF資料
PDF描述
SST55LD017D-40-C-TQWE FLASH MEMORY DRIVE CONTROLLER, PQFP100
SST55LD017D-40-I-TQW FLASH MEMORY DRIVE CONTROLLER, PQFP100
SST55LD019A-45-C-TQPE FLASH MEMORY DRIVE CONTROLLER, PQFP64
SST55LD019C-45-I-BWE FLASH MEMORY DRIVE CONTROLLER, PBGA84
SST55LD019B-45-C-TQW FLASH MEMORY DRIVE CONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST55LC100M-45-C-TQWE 功能描述:總線收發(fā)器 Compact Flash 45MHz 3.3V Commercial RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
SST55LC100M-45-I-BWE 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller
SST55LC100M-45-I-TQWE 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller
SST55LC200-60-C-TQWE 功能描述:閃存 Compact 閃存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
SST55LC200-60-I-TQWE 功能描述:閃存 Compact 閃存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel