VSS_LV_REGCOR4 SR Internal reference voltage 鈥�" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� SPC5604PGF0MLQ6
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 44/104闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC MCU 32BIT 512KB FLASH 144LQFP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 60
绯诲垪锛� MPC56xx Qorivva
鏍稿績铏曠悊鍣細 e200z0h
鑺珨灏哄锛� 32-浣�
閫熷害锛� 64MHz
閫ｉ€氭€э細 CAN锛孎(xi脿n)lexRay锛孡IN锛孲PI锛孶ART/USART
澶栧湇瑷�(sh猫)鍌欙細 DMA锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 108
绋嬪簭瀛樺劜(ch菙)鍣ㄥ閲忥細 512KB锛�512K x 8锛�
绋嬪簭瀛樺劜(ch菙)鍣ㄩ鍨嬶細 闁冨瓨
EEPROM 澶�?銆�?/td> 64K x 8
RAM 瀹归噺锛� 40K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 3 V ~ 5.5 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 30x10b
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 125°C
灏佽/澶栨锛� 144-LQFP
鍖呰锛� 鎵樼洡
MPC5604P Microcontroller Data Sheet, Rev. 8
Freescale
44
VSS_LV_REGCOR4 SR Internal reference voltage
鈥�
0
V
VDD_LV_CORx4,5 CC Internal supply voltage
鈥�
V
VSS_LV_CORx4
SR Internal reference voltage
鈥�
0
V
TA
SR Ambient temperature under
bias
鈥�
鈥�40
125
掳C
1 Parametric figures can be out of specification when voltage drops below 4.5 V, however, guaranteeing the full
functionality. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed.
2 The difference between each couple of voltage supplies must be less than 100 mV, |VDD_HV_IOy 鈥� VDD_HV_IOx | <
100 mV.
3 The difference between each couple of voltage supplies must be less than 100 mV, |VDD_HV_ADC1 鈥� VDD_HV_ADC0|
< 100 mV. As long as that condition is met, ADC_0 and ADC_1 can be operated at 5 V with the rest of the device
operating at 3.3 V.
4 To be connected to emitter of external NPN. Low voltage supplies are not under user control鈥攖hey are produced
by an on-chip voltage regulator鈥攂ut for the device to function properly the low voltage grounds (VSS_LV_xxx) must
be shorted to high voltage grounds (VSS_HV_xxx) and the low voltage supply pins (VDD_LV_xxx) must be connected
to the external ballast emitter.
5 The low voltage supplies (VDD_LV_xxx) are not all independent.
VDD_LV_COR1 and VDD_LV_COR2 are shorted internally via double bonding connections with lines that provide the
low voltage supply to the data flash module. Similarly, VSS_LV_COR1 and VSS_LV_COR2 are internally shorted.
VDD_LV_REGCOR and VDD_LV_REGCORx are physically shorted internally, as are VSS_LV_REGCOR and VSS_LV_CORx.
Table 9. Recommended operating conditions (3.3 V) (continued)
Symbol
Parameter
Conditions
Value
Unit
Min
Max1
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
SST89C58RC-40-C-QIF IC MCU 8BIT FLASH 40WQFN
SST89E54RC-33-C-PIE IC MCU 8BIT 17KB FLASH 40PDIP
SST89E58RD2-40-I-TQJE IC MCU 8BIT FLASH 44TQFP
SST89V58RD2-33-I-TQJE IC MCU 8BIT 40KB FLASH 44TQFP
SSTUB32S869BHLFT IC REGIST BUFF 14BIT DDR2 150BGA
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
SPC5604PGF1MLL6 鍔熻兘鎻忚堪:32浣嶅井鎺у埗鍣� - MCU 512K FLASH, 40K SRAM RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:C28x 铏曠悊鍣ㄧ郴鍒�:TMS320F28x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:90 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:64 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:26 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2.97 V to 3.63 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:LQFP-80 瀹夎棰�(f膿ng)鏍�:SMD/SMT
SPC5604PGF1VLQ6 鍔熻兘鎻忚堪:32浣嶅井鎺у埗鍣� - MCU 512K FLASH, 40K RAM, RoHS:鍚� 鍒堕€犲晢:Texas Instruments 鏍稿績:C28x 铏曠悊鍣ㄧ郴鍒�:TMS320F28x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:32 bit 鏈€澶ф檪(sh铆)閻橀牷鐜�:90 MHz 绋嬪簭瀛樺劜(ch菙)鍣ㄥぇ灏�:64 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:26 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:2.97 V to 3.63 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:LQFP-80 瀹夎棰�(f膿ng)鏍�:SMD/SMT
SPC5604SF2VLQ6 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:SPC5604SF2VLQ6 - Bulk
SPC5604T254RGB 鍒堕€犲晢:SYNC-POWER 鍒堕€犲晢鍏ㄧū:SYNC-POWER 鍔熻兘鎻忚堪:N & P Pair Enhancement Mode MOSFET
SPC5604T255RGB 鍒堕€犲晢:SYNC-POWER 鍒堕€犲晢鍏ㄧū:SYNC-POWER 鍔熻兘鎻忚堪:N & P Pair Enhancement Mode MOSFET
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�(h脿o)锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳