- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄22056 > SPAKDSP321VL275 (Freescale Semiconductor)IC DSP 24BIT 275MHZ 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | SPAKDSP321VL275 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 30/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT 275MHZ 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 系列： | DSP56K/Symphony |
| 類型： | 定點 |
| 接口： | 主機接口，SSI，SCI |
| 時鐘速率： | 275MHz |
| 非易失內(nèi)存： | ROM（576 B） |
| 芯片上RAM： | 576kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
DSP56321 Technical Data, Rev. 11
2-16
Freescale Semiconductor
Specifications
Notes:
1.
See the Programmer’s Model section in the chapter on the HI08 in the
DSP56321 Reference Manual.
2.
In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.
3.
This timing is applicable only if two consecutive reads from one of these registers are executed.
4.
The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the
Single Data Strobe mode.
5.
The read data strobe is HRD in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.
6.
The write data strobe is HWR in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.
7.
The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode.
8.
The “Last Data Register” is the register at address $7, which is the last location to be read or written in data transfers. This is
RXL/TXL in the Big Endian mode (HLEND = 0; HLEND is the Interface Control Register bit 7—ICR[7]), or RXH/TXH in the
Little Endian mode (HLEND = 1).
9.
In this calculation, the host request signal is pulled up by a 4.7 k
resistor in the Open-drain mode.
10. VCCQH = 3.3 V ± 0.3 V, VCCQL = 1.6 V ± 0.1 V; TJ = –40°C to +100 °C, CL = 50 pF
11. This timing is applicable only if a read from the “Last Data Register” is followed by a read from the RXL, RXM, or RXH registers
without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal.
12. After the external host writes a new value to the ICR, the HI08 will be ready for operation after three DSP clock cycles (3
× Tc).
Figure 2-13.
Host Interrupt Vector Register (IVR) Read Timing Diagram
Table 2-10.
Host Interface Timings1,2,12 (Continued)
No.
Characteristic10
Expression
200 MHz
220 MHz
240 MHz
275 MHz
Uni
t
Min
Max
Min
Max
Min
Max
Min
Max
HACK
H[0–7]
HREQ
329
317
318
328
326
327
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-23M-EU | CONVERTER MOD DC/DC 10V 200W |
| TAJC106M035HNJ | CAP TANT 10UF 35V 20% 2312 |
| 1N4937 | DIODE FAST 600V 1A DO-41 |
| VI-21B-EU | CONVERTER MOD DC/DC 95V 200W |
| DSP56301AG80 | IC DSP 24BIT 80MHZ GP 208-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPAKDSP56824BU70 | 制造商:Freescale Semiconductor 功能描述: |
| SPAKF56009FJ81 | 制造商:Motorola Inc 功能描述: |
| SPAKMC331CFC16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual |
| SPAKMC331CFC20 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual |
| SPAKMC331CFV16 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:User’s Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。