- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98109 > SN74BCT8373NT (TEXAS INSTRUMENTS INC) BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, PDIP24 PDF資料下載
參數(shù)資料
| 型號(hào)： | SN74BCT8373NT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, PDIP24 |
| 文件頁數(shù)： | 3/21頁 |
| 文件大?。?/td> | 287K |
| 代理商： | SN74BCT8373NT |
SN74BCT8373
SCAN TEST DEVICE
WITH OCTAL DTYPE LATCHES
SCBS471 JUNE 1990 REVISED JUNE 1994
211
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
boundary scan
This instruction conforms to the IEEE Standard 1149.1-1990 EXTEST and INTEST instructions. The BSR is
selected in the scan path. Data appearing at the device input terminals is captured in the input BSCs, while data
appearing at the outputs of the normal on-chip logic is captured in the output BSCs. Data that has been scanned
into the input BSCs is applied to the inputs of the normal on-chip logic, while data that has been scanned into
the output BSCs is applied to the device output terminals. The device operates in the test mode.
bypass scan
This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in the normal mode.
sample boundary
This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is
selected in the scan path. Data appearing at the device input terminals is captured in the input BSCs, while data
appearing at the outputs of the normal on-chip logic is captured in the output BSCs. The device operates in the
normal mode.
control boundary to high impedance
This instruction conforms to the IEEE Standard 1149.1a-1993 HIGHZ instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device
operates in a modified test mode in which all device output terminals are placed in the high-impedance state,
the device input terminals remain operational, and the normal on-chip logic function is performed.
control boundary to 1/0
This instruction conforms to the IEEE Standard 1149.1a-1993 CLAMP instruction. The bypass register is
selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the input
BSCs is applied to the inputs of the normal on-chip logic, while data in the output BSCs is applied to the device
output terminals. The device operates in the test mode.
boundary run test
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during
Run-Test/Idle. The four test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP),
PRPG, PSA, and simultaneous PSA and PRPG (PSA/PRPG).
boundary read
The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This
instruction is useful for inspecting data after a PSA operation.
boundary self test
The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR.
In this way, the contents of the shadow latches may be read out to verify the integrity of both shift-register and
shadow-latch elements of the BSR. The device operates in the normal mode.
boundary toggle outputs
The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during
Capture-DR. Data in the shift register elements of the selected output BSCs is toggled on each rising edge of
TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device output
terminals on each falling edge of TCK in Run-Test/Idle. Data in the selected input BSCs remains constant and
is applied to the inputs of the normal on-chip logic. Data appearing at the device input terminals is not captured
in the input BSCs. The device operates in the test mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74BCT8374ADWRG4 | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, PDSO24 |
| SN74BCT8374ANT | BCT/FBT SERIES, 8-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, PDIP24 |
| SN74CB3Q16210DGVR | CB3Q/3VH/3C/2B SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO48 |
| SN74CB3Q16811DLR | CB3Q/3VH/3C/2B SERIES, DUAL 12-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| SN74CB3Q3244GQNR | CB3Q/3VH/3C/2B SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PBGA20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74BCT8374ADW | 功能描述:特定功能邏輯 Device w/Octal D-Typ Edge-Trig Flip-Flop RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8374ADWE4 | 功能描述:特定功能邏輯 Device w/Octal D-Typ Edge-Trig Flip-Flop RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8374ADWG4 | 功能描述:特定功能邏輯 Scan Test Device RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8374ADWR | 功能描述:特定功能邏輯 Device w/Octal D-Typ Edge-Trig Flip-Flop RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74BCT8374ADWRE4 | 功能描述:特定功能邏輯 Fixed LDO Volt Reg RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。