參數(shù)資料
型號(hào)： SME5224AUPA-360
元件分類(lèi)： 微控制器/微處理器
英文描述： 64-BIT, 360 MHz, RISC PROCESSOR
文件頁(yè)數(shù)： 28/28頁(yè)
文件大?。?/td> 373K
代理商： SME5224AUPA-360
9
360 MHz CPU, 4.0 MB E-Cache
UltraSPARC-II CPU Module
SME5224AUPA-360
Preliminary Version
July 1999
Sun Microsystems, Inc
UPA AND CPU CLOCKS
Module Clocks
The module receives three differential pair low voltage PECL (LVPECL) clock signals (CPU_CLK, UPA_CLK0
and UPA_CLK1) from the systemboard and terminates them. The CPU_CLK is unique in the system, but the
UPA_CLKs are two of many UPA clock inputs in the system.
The CPU_CLK operates at 1/2 the CPU core frequency. The UPA_CLKs operate at the UPA bus frequency.
The CPU to UPA clock ratios refer to the CPU core to UPA bus clock signal frequency. The CPU on the module
will automatically sense the clock ratio driven by the systemboard as long as the module clock timing is
satised.
The UltraSPARC-II CPU and UDB-II data buffers detect and support multiple CPU to UPA clock frequency
ratios. The UltraSPARC–II, 360 MHz CPU, 4.0 Mbyte E-cache module is production tested in the 3:1 ratio
(360 MHz CPU and 100 MHz UPA). It can be qualied at other ratios in specic systemboards
System Clocks
The systemboard generates and distributes the CPU and UPA LVPECL clocks. The systemboard includes a
frequency generator, frequency divider, clock buffers, and terminators.
The buffers fan-out the LVPECL clocks to the many UPA devices: the module, cross-bar data switches, system
controller, FFB, and the system I/O bridge. The LVPECL clock trace pairs are routed source-to-destination.
Each net is terminated at the destination. Most destinations are to single devices. The PCB traces for the
LVPECL clocks are balanced to provide a high degree of synchronous UPA device operation.
System Clock Distribution
The goal of this clock distribution is to deliver a quality clock to each system UPA device simultaneously and
with the correct clock relationships to the module clocks. For a discussion on how to layout and balance the
systemboard LVPECL clock signals and UPA bus signals, see the UPA Electrical Bus Design Note (Document
Part Number: 805-0089).
The effective length of the CPU_CLK, UPA_CLK0, and UPA_CLK1 clocks signals on the module are provided
in the UPA AC Timing Specication section of this data sheet.
The block diagram for the LVPECL clocks "Clock Signal Distribution," on page 10, illustrates a typical system
clock distribution network. Each clock line is a parallel-terminated, dual trace LVPECL clock signal for the
CPU, the UPA and the SRAM devices.
UltraSPARC-II CPU Module
Tested CPU to UPA
Frequency Ratio
Other supported CPU to UPA Frequency Ratios
360 MHz, 4 Mbyte E-cache
3:1
4:1, 5:1, 6:1
相關(guān)PDF資料
PDF描述
SME5410MCZ-270 64-BIT, 270 MHz, RISC PROCESSOR, XMA
SME5434PCI-440 64-BIT, 440 MHz, RISC PROCESSOR, XMA
SME5434PCI-480 64-BIT, 480 MHz, RISC PROCESSOR, XMA
SMFR-29C516ESC 16-BIT ERROR DETECT AND CORRECT CKT, QFP100
SMJ320C26FJ 16-BIT, 40 MHz, OTHER DSP, CQCC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S-ME6 制造商:Phoenix Contact 功能描述:Lock, switching, ME terminal
SME6.3T471M8X16LL 制造商:Texas Instruments 功能描述:EA471-6R3M85
SME6.3VB101M6X11LL 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MINIATURE, GENERAL PURPOSE, SOLVENT PROOF
SME6.3VB102M10X12LL 制造商:United Chemi-Con Inc 功能描述:Capacitor, Aluminium, 1mf, 6.3V, 20±%
SME6.3VB103M16X31LL 功能描述:鋁質(zhì)電解電容器 - 帶引線(xiàn) 10KuF 6.3V RoHS:否 制造商:Kemet 引線(xiàn)類(lèi)型: 電容:220 uF 容差:20 % 電壓額定值:25 V 工作溫度范圍: 端接類(lèi)型:Radial 外殼直徑:8 mm 外殼長(zhǎng)度:11 mm 引線(xiàn)間隔:5 mm 產(chǎn)品:General Purpose Electrolytic Capacitors 封裝:Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*