參數(shù)資料
型號(hào)： SM320C6201BGLPW20
廠商： TEXAS INSTRUMENTS INC
元件分類： 數(shù)字信號(hào)處理
英文描述： 32-BIT, 200 MHz, OTHER DSP, CBGA429
封裝： CERAMIC, MO-156, BGA-429
文件頁(yè)數(shù)： 32/66頁(yè)
文件大?。?/td> 971K
代理商： SM320C6201BGLPW20
SM320C6201B, SMJ320C6201B
DIGITAL SIGNAL PROCESSOR
SGUS031B – APRIL 2000 – REVISED AUGUST 2001
38
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)
timing requirements for synchronous-burst SRAM cycles (half-rate SSCLK)
(see Figure 17)
NO
C6201B
UNIT
NO.
MIN
MAX
UNIT
7
tsu(EDV-SSCLKH)
Setup time, read EDx valid before SSCLK high
2.5
ns
8
th(SSCLKH-EDV)
Hold time, read EDx valid after SSCLK high
1.5
ns
switching characteristics for synchronous-burst SRAM cycles (half-rate SSCLK)
(see Figure 17 and Figure 18)
NO
PARAMETER
C6201B
UNIT
NO.
PARAMETER
MIN
MAX
UNIT
1
tosu(CEV-SSCLKH)
Output setup time, CEx valid before SSCLK high
1.5P – 3
ns
2
toh(SSCLKH-CEV)
Output hold time, CEx valid after SSCLK high
0.5P – 1.5
ns
3
tosu(BEV-SSCLKH)
Output setup time, BEx valid before SSCLK high
1.5P – 3
ns
4
toh(SSCLKH-BEIV)
Output hold time, BEx invalid after SSCLK high
*0.5P – 1.5
ns
5
tosu(EAV-SSCLKH)
Output setup time, EAx valid before SSCLK high
1.5P – 3
ns
6
toh(SSCLKH-EAIV)
Output hold time, EAx invalid after SSCLK high
*0.5P – 1.5
ns
9
tosu(ADSV-SSCLKH)
Output setup time, SSADS valid before SSCLK high
1.5P – 3
ns
10
toh(SSCLKH-ADSV)
Output hold time, SSADS valid after SSCLK high
0.5P – 1.5
ns
11
tosu(OEV-SSCLKH)
Output setup time, SSOE valid before SSCLK high
1.5P – 3
ns
12
toh(SSCLKH-OEV)
Output hold time, SSOE valid after SSCLK high
0.5P – 1.5
ns
13
tosu(EDV-SSCLKH)
Output setup time, EDx valid before SSCLK high
1.5P – 3
ns
14
toh(SSCLKH-EDIV)
Output hold time, EDx invalid after SSCLK high
*0.5P – 1.5
ns
15
tosu(WEV-SSCLKH)
Output setup time, SSWE valid before SSCLK high
1.5P – 3
ns
16
toh(SSCLKH-WEV)
Output hold time, SSWE valid after SSCLK high
0.5P – 1.5
ns
When the PLL is used (CLKMODE x4), P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
For CLKMODE x1:
1.5P = P + PH, where P = 1/CPU clock frequency, and PH = pulse duration of CLKIN high.
0.5P = PL, where PL = pulse duration of CLKIN low.
*Not production tested.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
相關(guān)PDF資料
PDF描述
SMJ320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6414DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SM320C6416DGADW60 64-BIT, 75 MHz, OTHER DSP, CPGA570
SMJ320C6701GLPW16 32-BIT, 166.66 MHz, OTHER DSP, CBGA429
SMJ34010-50FDM GRAPHICS PROCESSOR, CQCC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320C6201BS14 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201BS16 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201BW14 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201BW16 制造商:TI 制造商全稱:Texas Instruments 功能描述:FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SM320C6201-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*